Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1986-09-25
1988-10-18
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365 73, 365230, G11C 1300
Patent
active
047792337
ABSTRACT:
A circuit arrangement for controlling the read-out of stored information composed of first and second random access memories each having a plurality of addressable memory locations having a preferred order of write-in, an address input, an information input, and an information output, a first signal source connected to the information input of the second memory for writing information values into the memory locations of the second memory in the preferred write-in order, a second signal source connected to the information input of the first memory for writing into the memory locations of the first memory signals representing respective addresses of the second memory, and signal conducting device connected between the information output of the first memory and the address input of the second memory for delivering address signals to the second memory derived from values stored in successive memory locations of the first memory.
REFERENCES:
patent: 3141153 (1964-07-01), Klein
patent: 3772658 (1973-11-01), Sarlo
Fears Terrell W.
Haug John A.
McAndrews James P.
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Control of read-out from a RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control of read-out from a RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control of read-out from a RAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1198977