Static information storage and retrieval – Read/write circuit – Multiplexing
Reexamination Certificate
2006-05-23
2008-10-21
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S063000, C365S230020, C365S230030, C365S230060
Reexamination Certificate
active
07440335
ABSTRACT:
A memory includes a plurality of lower level bit lines, a higher level bit line, and bit line driving circuitry. The bit line driving circuitry includes a plurality of bit line inputs, each bit line input coupled to a corresponding one of the plurality of lower level bit lines. The bit line driving circuitry further includes a first select input to receive a first select value, a second select input to receive a second select value, and an output configured to drive a select one of first bit value or a second bit value at the third bit line based on the first select value and the second select value and a bit value of at least one of the plurality of lower level bit lines.
REFERENCES:
patent: 4727519 (1988-02-01), Morton et al.
patent: 4839862 (1989-06-01), Shiba et al.
patent: 5008856 (1991-04-01), Iwahashi
patent: 5077693 (1991-12-01), Hardee et al.
patent: 6515887 (2003-02-01), Fujimoto
patent: 6728125 (2004-04-01), Hong
patent: 2003/0090944 (2003-05-01), Shimizu et al.
patent: 2003/0090951 (2003-05-01), Yokozeki
patent: 2004/0042295 (2004-03-01), Fujiwara et al.
patent: 2005/0207242 (2005-09-01), Yabe
Jan M. Rabaey et al., Digital Integrated Ciruits, Prentice Hall, 2003, 1996 by Pearson Education, Inc., Second Edition, pp. 180-183, 274-275.
Wuu, John et al.; “The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium-Family Processor”; IEEE International Solid-State Circuits Conference; 2005; pp. 488, 489 and 618.
Dhong, Sang H. et al.; “A 4.8GHz Fully Pipelined Embedded SRAM in the Streaming Processor of a Cell Processor”; IEEE International Solid-State Circuits Conference; 2005; pp. 486, 487,612.
Ebergen, Jo et al.; “GasP Control For Domino Circuits”; Sun Microsystems Laboratories.
Weiss, Don et al.; “The On-Chip 3-MB Subarray-Based Third-Level Cache on an Italian Microprocessor”; IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002.
U.S. Appl. No. 11/362,694, filed Feb. 26, 2006.
Hunter Bradford D.
Ramaraju Ravindraraj
Freescale Semiconductor Inc.
Hidalgo Fernando N
Hoang Huan
LandOfFree
Contention-free hierarchical bit line in embedded memory and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Contention-free hierarchical bit line in embedded memory and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contention-free hierarchical bit line in embedded memory and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3987858