Static information storage and retrieval – Read/write circuit – Multiplexing
Reexamination Certificate
2009-11-12
2010-10-26
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S049100
Reexamination Certificate
active
07821844
ABSTRACT:
A content addressable memory (CAM) device includes a CAM array, a programmable interconnect structure, and a priority encoder. The CAM array includes a plurality of CAM rows, each row including a number of CAM cells for storing a data word and coupled to a match line that indicates a match result for the CAM row. The programmable interconnect structure is coupled to each CAM row and a plurality of CAM rows, each row including a number of CAM cells for storing a data word and coupled to a match line that indicates match results for the row. The programmable interconnect structure coupled to each CAM row, and is configured to logically connect any number N of selected CAM rows together to form a data word chain spanning N rows, regardless of whether the selected CAM rows are contiguous.
REFERENCES:
patent: 5278981 (1994-01-01), Kawaguchi et al.
patent: 5440715 (1995-08-01), Wyland
patent: 5452451 (1995-09-01), Akizawa et al.
patent: 5497488 (1996-03-01), Akizawa et al.
patent: 5712971 (1998-01-01), Stanfill et al.
patent: 6081440 (2000-06-01), Washburn et al.
patent: 6237061 (2001-05-01), Srinivasan et al.
patent: 6246601 (2001-06-01), Pereira
patent: 6249467 (2001-06-01), Pereira et al.
patent: 6252789 (2001-06-01), Pereira et al.
patent: 6275426 (2001-08-01), Srinivasan et al.
patent: 6460112 (2002-10-01), Srinivasan et al.
patent: 6499081 (2002-12-01), Nataraj et al.
patent: 6505270 (2003-01-01), Voelkel et al.
patent: 6521994 (2003-02-01), Huse et al.
patent: 6542391 (2003-04-01), Pereira et al.
patent: 6560670 (2003-05-01), Ichiriu
patent: 6751701 (2004-06-01), Pereira
patent: 6785677 (2004-08-01), Fritchman
patent: 6795892 (2004-09-01), Pereira et al.
patent: 6799243 (2004-09-01), Pereira et al.
patent: 6801981 (2004-10-01), Pereira et al.
patent: 6813680 (2004-11-01), Pereira
patent: 6865098 (2005-03-01), Ichiriu et al.
patent: 6892237 (2005-05-01), Gai et al.
patent: 6892272 (2005-05-01), Srinivasan et al.
patent: 7050317 (2006-05-01), Lien et al.
patent: 7069386 (2006-06-01), Stefan et al.
patent: 7134143 (2006-11-01), Stellenberg et al.
patent: 7174441 (2007-02-01), Singh et al.
patent: 7225188 (2007-05-01), Gai et al.
patent: 7246198 (2007-07-01), Nataraj et al.
patent: 7353332 (2008-04-01), Miller et al.
patent: 7624226 (2009-11-01), Venkatachary et al.
patent: 7643353 (2010-01-01), Srinivasan et al.
patent: 7644080 (2010-01-01), Mammen et al.
patent: 7656716 (2010-02-01), Srinivasan et al.
patent: 7660140 (2010-02-01), Joshi et al.
patent: 7787275 (2010-08-01), Birman et al.
patent: 2004/0177319 (2004-09-01), Horn
patent: 2005/0122972 (2005-06-01), Gruner et al.
patent: 2010/0054012 (2010-03-01), Srinivasan et al.
patent: 2010/0054013 (2010-03-01), Joshi et al.
A versatile Data String—Search VLSI; Hirata et al.; IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, 7 pgs.
Efficient String Matching: An Aid to Bibliographic Search; Programming Techniques; A. Aho and M. Corasick; Bell Laboratories; 1975, 8 pgs.
Fast Routing Table Lookup Using CAMs; McAuley et al.; Morristown, NJ, USA; 1993; 10 pgs.
Gigabit Rate Packet Pattern-Matching Using TCAM; Fang Yu, Randy Katcz EECS Dept. UC Berkeley, T.V. Lakshman, Bell Laboratories; date at least earlier than Jun. 3, 2008; 10 pgs.
High Speed Pattern Matching for Network IDS/IPS; Alicherry et al.; Lucent Bell Laboratories; IEEE, 2006, 10 pgs.
Notice of Allowance Nov. 3, 2009 for U.S. Appl. No. 12/131,992, 12 pages.
Small Forwarding Tables for Fast Routing Lookups; Degermark et al.; Lulea University of Technology; Lulea, Sweden; 1997; 12 pgs.
Birman Mark
Joshi Sachin
Khanna Sandeep
Srinivasan Maheshwaran
Srinivasan Varadarajan
Ho Hoai V
Lappas Jason
Mahamedi Paradice Kreisman LLP
NetLogic Microsystems, Inc
Paradice III William L.
LandOfFree
Content addresable memory having programmable interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Content addresable memory having programmable interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addresable memory having programmable interconnect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4181003