Constraint-driven test generation for programmable logic...

Details Constraint-driven test generation for programmable logic... Constraint-driven test generation for programmable logic...

2008-05-13

2008-05-13

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07373621

ABSTRACT:
A programmable logic device test generation tool is provided that produces test configuration data and test vectors for testing programmable logic device integrated circuits. A graph generation tool converts a netlist or other circuit description of a programmable logic device integrated circuit into a graph having nodes and edges. A timing analysis tool may be used to help produce test constraints. Based on the test constraints, an automatic test generator processes the graph to produce the test configuration data and test vectors. In processing the graph with the automatic test generator, the graph may be divided into multiple testable subgraphs. Each subgraph may be processed using an iterative approach in which a cost function threshold is adjusted in a number of steps until a target test coverage is obtained or processing saturates.

REFERENCES:
patent: 5572717 (1996-11-01), Pedersen
patent: 5608337 (1997-03-01), Hendricks et al.
patent: 6112020 (2000-08-01), Wright
patent: 6167364 (2000-12-01), Stellenberg et al.
patent: 6195772 (2001-02-01), Mielke et al.
patent: 6301694 (2001-10-01), Lee et al.
patent: 6609229 (2003-08-01), Ly et al.
patent: 2002/0178432 (2002-11-01), Kim et al.
patent: 2003/0212940 (2003-11-01), Wong
patent: 2004/0088666 (2004-05-01), Poznanovic et al.
patent: 2005/0034091 (2005-02-01), Harn
“Interconnect Delay Testing Of Design Programmable Logic Devices”, Proceeding of the International test Conference (ITC) 2004, Oct. 16-28, 2004 , IEEE.
“FastScan and the ATPG Product Family,” Datasheet of Mentor Graphics (2003).
“TeraMAX ATPG,” Datasheet of Synopsys, Inc. (May 1999).

Affiliated with

Also associated with

Rating

Constraint-driven test generation for programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Constraint-driven test generation for programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Constraint-driven test generation for programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2815724