Static information storage and retrieval – Addressing – Multiplexing
Reexamination Certificate
2005-09-06
2009-02-10
Nguyen, Viet Q (Department: 2827)
Static information storage and retrieval
Addressing
Multiplexing
C365S239000, C365S230060, C365S230090, C365S231000, C341S096000, C714S758000, C711S218000
Reexamination Certificate
active
07489583
ABSTRACT:
Various embodiments of the present invention include methods for determining nanowire addressing schemes and include microscale
anoscale electronic devices that incorporate the nanowire addressing schemes for reliably addressing nanowire-junctions within nanowire crossbars. The addressing schemes allow for change in the resistance state, or other physical or electronic state, of a selected nanowire-crossbar junction without changing the resistance state, or other physical or electronic state, of the remaining nanowire-crossbar junctions, and without destruction of either the selected nanowire-crossbar junction or the remaining, non-selected nanowire-crossbar junctions. Additional embodiments of the present invention include nanoscale memory arrays and other nanoscale electronic devices that incorporate the nanowire-addressing-scheme embodiments of the present invention. Certain of the embodiments of the present invention employ constant-weight codes, a well-known class of error-control-encoding codes, as addressed-nanowire selection voltages applied to microscale output signal lines of microscale
anoscale encoder-demultiplexers that are selectively interconnected with a set of nanowires.
REFERENCES:
patent: 4556960 (1985-12-01), Cohn et al.
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6466512 (2002-10-01), Hogan et al.
patent: 6570795 (2003-05-01), Fricke et al.
patent: 7073157 (2006-07-01), DeHon et al.
patent: 7191380 (2007-03-01), Kuekes et al.
patent: 7319416 (2008-01-01), Robinett et al.
patent: 7350132 (2008-03-01), Kuekes et al.
patent: 2005/0055387 (2005-03-01), Kuekes et al.
patent: 2008/0013393 (2008-01-01), Robinett et al.
patent: 02003178595 (2003-06-01), None
Philip J Kuekes et al—“Improved Voltage Margins Using Linear Error-Correcting Codes in Resistor-Logic Demultiplexers for Nanoelectronics”—Nanotechnology—vol. 16 No. 9 Sep. 1, 2005.
P J Kuekes et al—“Defect-Tolerant Demultiplexers for Nano-Electronics Constructed From Err-Correcting Codes”—Applied Physics A vol. A80 No. 6 Mar. 2005—pp. 1161-1164.
P J Kuekes et al—“Resistor-Logic Demultiplexers for Nanelectronics Based on Constant-Weight Codes”—Nanotechnology vol. 17 No. 4 Feb. 28, 2008—pp. 1052-1061.
P J Kuekes et al—“Effect of Conductance Variability on Resistor-Logic Demultiplexers for Nanoelectronics”—IEEE Transactions on Nanotechnology vol. 5 No. 5 Sep. 2006—pp. 446-454.
Chen Yong et al—“Nanoscale Molecular-Switch Crossbar Circuits”—Nanotechnology—vol. 14 No. 4 Apr. 1, 2003—pp. 462-468.
Yong Chen et al—“Nanoscale Molecular-Switch Devices Fabricated by Imprint Lithography”—Applied Physics Letters—vol. 82 No. 10 Mar. 10, 2003—pp. 1610-1612.
Helgert, H., et al., “Minimum-distance bounds for binary linear codes,” IEEE, vol. 19, Issue: 3, Publication Date: May 1973, pp. 344-356.
Dehon, Andre, “Array-Based Architecture for FET-Based, Nanoscale Electronics,” IEEE, vol. 2, No. 1, pp. 23-32, Mar. 2003.
Snider, G., “Computing with hysteretic resistor crossbars,” Applied Physics A: Materials Science & Processing, vol. 80, No. 6, pp. 1165-1172, Mar. 2005.
Snider, G., et al., “Nanoelectronic architectures,” Applied Physics A: Materials Science & Processing, vol. 80, No. 6, pp. 1183-1195, Mar. 2005.
Snider, G.S., et al., “Crossbar demultiplexers for nanoelectronics based on n-hot codes,” IEEE, vol. 4, Issue 2, pp. 249-254, Mar. 2005.
Kuekes, Philip J., et al., “Defect-tolerant interconnect to nanoelectonic circuits: internally redundant demultiplexers based on error-correcting codes,” Institute of Physics, Apr. 19, 2005.
Kuekes Philip J.
Roblnett J. Warren
Roth Ron M.
Seroussl Gadlel
Smider Gregory S.
Hewlett--Packard Development Company, L.P.
Nguyen Viet Q
LandOfFree
Constant-weight-code-based addressing of nanoscale and mixed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Constant-weight-code-based addressing of nanoscale and mixed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Constant-weight-code-based addressing of nanoscale and mixed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070671