Computer system embedding sequential buffers therein for...

Details Computer system embedding sequential buffers therein for... Computer system embedding sequential buffers therein for...

2007-01-02

2007-01-02

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

Reexamination Certificate

active

10762170

ABSTRACT:
A computer system embedding buffers therein for performing a digital signal processing (DSP) data access operation includes a DSP core,a data cache, first and second buffer modules, an external memory and a central processing unit (CPU) core. The CPU core executes instructions and the DSP core processes data in accordance with the instructions. The data cache stores temporary data associated with the DSP core. The first buffer module stores input data received by the DSP core while the second buffer module stores output data provided from the DSP core. The external memory stores the temporary data, the input data, and the output data, wherein the input and output data are received by and provided from the DSP core in series through the first and second buffer modules without going through the data cache.

REFERENCES:
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 6748497 (2004-06-01), Kang et al.
patent: 6912638 (2005-06-01), Hellman et al.

Affiliated with

Also associated with

Rating

Computer system embedding sequential buffers therein for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system embedding sequential buffers therein for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system embedding sequential buffers therein for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3809864