Computer system and memory control method thereof

Details Computer system and memory control method thereof Computer system and memory control method thereof

2007-07-17

2007-07-17

Beauiliel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

10780792

ABSTRACT:
A computer system unaffected by memory module instability. The computer system writes data to a plurality of memory modules. If non-recoverable errors occur in one memory module or the number of errors in one memory module reaches a preset value, the computer system reads data from another memory module. Also, a method of controlling the memory modules is disclosed.

REFERENCES:
patent: 6038680 (2000-03-01), Olarig
patent: 6052798 (2000-04-01), Jeddeloh
patent: 6449731 (2002-09-01), Frey, Jr.
patent: 6467048 (2002-10-01), Olarig et al.
patent: 6615375 (2003-09-01), Mounes-Toussi et al.
patent: 6851071 (2005-02-01), Bossen et al.
patent: 7043665 (2006-05-01), Kern et al.
patent: 7043666 (2006-05-01), Wynn et al.
patent: 2002/0099916 (2002-07-01), Ohran et al.
patent: 2003/0090941 (2003-05-01), Harari et al.
patent: 2005/0182989 (2005-08-01), Zamke et al.
“Computer architecture and organization” Hayes; 1998.

Affiliated with

Also associated with

Rating

Computer system and memory control method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system and memory control method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system and memory control method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736974