Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-03-08
2011-03-08
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S105000, C716S106000, C703S016000
Reexamination Certificate
active
07904857
ABSTRACT:
A method and system to automate scan synthesis at register-transfer level (RTL). The method and system will produce scan HDL code modeled at RTL for an integrated circuit modeled at RTL. The method and system comprise computer-implemented steps of performing RTL testability analysis, clock-domain minimization, scan selection, test point selection, scan repair and test point insertion, scan replacement and scan stitching, scan extraction, interactive scan debug, interactive scan repair, and flush/random test bench generation. In addition, the present invention further comprises a method and system for hierarchical scan synthesis by performing scan synthesis module-by-module and then stitching these scanned modules together at top-level. The present invention further comprises integrating and verifying the scan HDL code with other design-for-test (DFT) HDL code, including boundary-scan and logic BIST (built-in self-test).
REFERENCES:
patent: 5513123 (1996-04-01), Dey et al.
patent: 5615126 (1997-03-01), Deeley et al.
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5748647 (1998-05-01), Bhattacharya et al.
patent: 5828579 (1998-10-01), Beausang
patent: 5903466 (1999-05-01), Beausang et al.
patent: 5949692 (1999-09-01), Beausang et al.
patent: 6106568 (2000-08-01), Beausang et al.
patent: 6141790 (2000-10-01), Beausang et al.
patent: 6256770 (2001-07-01), Pierce et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6292915 (2001-09-01), Hosokawa et al.
patent: 6301688 (2001-10-01), Roy
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6363520 (2002-03-01), Boubezari et al.
patent: 6378123 (2002-04-01), Dupenloup
patent: 6405355 (2002-06-01), Duggirala et al.
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6434735 (2002-08-01), Watkins
patent: 6449755 (2002-09-01), Beausang et al.
patent: 6456961 (2002-09-01), Patil et al.
patent: 6457162 (2002-09-01), Stanion
patent: 6470475 (2002-10-01), Dubey
patent: 6539536 (2003-03-01), Singh et al.
patent: 6625784 (2003-09-01), Ohta et al.
patent: 6675364 (2004-01-01), Basto et al.
patent: 6725432 (2004-04-01), Chang et al.
patent: 6748352 (2004-06-01), Yuen et al.
patent: 6836877 (2004-12-01), Dupenloup
patent: 7065481 (2006-06-01), Schubert et al.
patent: 2002/0152060 (2002-10-01), Tseng
patent: 2002/0166098 (2002-11-01), Chang et al.
patent: 2003/0014729 (2003-01-01), Yokoyama et al.
patent: 2003/0046643 (2003-03-01), Ohta et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2007/0198959 (2007-08-01), Schubert et al.
patent: 11052024 (1999-02-01), None
Gebotys et al., “VLSI Design Synthesis with Testability”, 25th ACM/IEEE Design Automation Conference, 1988, pp. 16-21.
Li et al., “An Approach to Behavioral Synthesis for Loop-Based BIST”, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, vol. 6, Jul. 1999, pp. VI-374-377.
Roy, “RTL Based Scan BIST”, Proceedings of VHDL International Users' Forum, Oct. 19-22, 1997, pp. 117-121.
Schmid et al., “Advanced Synchronous Scan Test Methodlolgy for Multi Clock Domain ASICs”, 17th IEEE Proceedings of VLSI Test Symposium, Apr. 1999, pp. 106-113.
Wohl et al., “Using ATPG for Clock Rules Checking in Comples Scan Designs”, 15th IEEE VLSI Test Symposium, Apr. 27-May 1, 1997, pp. 130-136.
Subrata, RTL Based Scan BIST. Proceedings of VHDL International User's Forum, Oct. 19, 1997, pp. 117-121, especially pp. 118-119.
Huang et al., On RTL Scan Design. Proceedings of International Test Conference. Oct. 30, 2001, pp. 728-737, especially Fig. 2 and p. 733.
Roy et al., Efficient Test Mode Selection and Insertion for RTL-BIST. Proceedings of International Test Conference. Oct. 3, 2000, pp. 263-272, especially Fig. 1 and pp. 267-268.
Boubezari et al., Testability Analysis and Test-Point Insertion in RTL VHDL Specifications for Scan-Based BIST, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Sep. 1999, vol. 18, No. 9. pp. 1327-1340, especially Fig. 1 and pp. 1329 and 1332.
Cheng, “Partial Scan Designs Without Using a Separate Scan Clock”, 13th IEEE VLSI Test Symposium, Apr. 30, 1995, pp. 277-282.
Chang et al., “Functional Scan Chain Testing”, Proceedings of Design, Automation and Test in Europe, Feb. 23-26, 1998, pp. 278-283.
Carletta et al., “Testability Analysis and Insertion for RTL Circuits Based on Pseudorandom BIST”, 1995 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 2, 1995, pp. 162-167.
Cox, Henry: Institute of Electrical and Electronics Engineers: “On Synthesizing Circuits with Implicit Testability Constraints”, Proceedings of the International Test Conference, Washington, Oct. 2-6, 1994, New York, IEEE (pp. 989-998).
Darringer, John et al: “EDA in IBM: Past, Present, and Future”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway,NJ, US, vol. 19, No. 12, Dec. 2000.
Wang Laung-Terng
Wen Xiaoqing
Bacon & Thomas PLLC
Kik Phallaka
Syntest Technologies, Inc.
LandOfFree
Computer-aided design system to automate scan synthesis at... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer-aided design system to automate scan synthesis at..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer-aided design system to automate scan synthesis at... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2698417