Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2004-11-10
2008-10-14
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S035000
Reexamination Certificate
active
07437540
ABSTRACT:
A system for digital signal processing, configured as a system on chip (SoC), combines a microprocessor core and digital signal processor (DSP) core with floating-point data processing capability. The DSP core can perform operations on floating-point data in a complex domain and is capable of producing real and imaginary arithmetic results simultaneously. This capability allows a single-cycle execution of, for example, FFT butterflies, complex domain simultaneous addition and subtraction, complex multiply accumulate (MULACC), and real domain dual multiply-accumulators (MACs). The SoC may be programmed entirely from a microprocessor programming interface, using calls from a DSP library to execute DSP functions. The cores may also be programmed separately. Capability for programming and simulating the entire SoC are provided by a separate programming environment. The SoC may have heterogeneous processing cores in which either processing core may act as master or slave, or both cores may operate simultaneously and independently.
REFERENCES:
patent: 4996661 (1991-02-01), Cox et al.
patent: 5053987 (1991-10-01), Genusov et al.
patent: 5617577 (1997-04-01), Barker et al.
patent: 5734921 (1998-03-01), Dapp et al.
patent: 5826100 (1998-10-01), Bonet et al.
patent: 5884089 (1999-03-01), Orian et al.
patent: 5960209 (1999-09-01), Blount et al.
patent: 6023757 (2000-02-01), Nishimoto et al.
patent: 6260088 (2001-07-01), Gove et al.
patent: 6317770 (2001-11-01), Lim et al.
patent: 6425054 (2002-07-01), Nguyen
patent: 6477683 (2002-11-01), Killian
patent: 6675187 (2004-01-01), Greenberger
patent: 6711602 (2004-03-01), Bhandal et al.
patent: 6754804 (2004-06-01), Hudepohl et al.
patent: 2003/0009502 (2003-01-01), Katayanagi
patent: 2004/0103218 (2004-05-01), Blumrich et al.
patent: 2005/0097299 (2005-05-01), Dockser
P.C. Tseng et al., “CDSP: An Application-Specific Digital Signal Processor for Third Generation Wireless Communications”, IEEE, vol. 47, No. 3, Aug. 2001, pp. 672-677.
E. Salminen et al., “Interfacing Multiple Processors in a System-on-Chip Video Encoder”, Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE Int'l Symposium on, vol. 4, May 6-9, 2001, pp. 478-481.
“International Preliminary Report on Patentability for International Application No. PCT/US05/07231, mailed Mar. 7, 2005”, 17 pages.
Aglietti Federico
Altieri Benedetto
Bazzana Piergiovanni
Cerruto Antonio
Cosimi Maurizio
Atmel Corporation
Kim Kenneth S
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Complex domain floating point VLIW DSP with data/program bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Complex domain floating point VLIW DSP with data/program bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complex domain floating point VLIW DSP with data/program bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3995413