Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-07-27
2009-08-11
Vu, Hung (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S230000, C438S303000, C438S592000, C438S595000
Reexamination Certificate
active
07572692
ABSTRACT:
Disclosed is a method of forming an integrated circuit structure having first-type transistors, such as P-type field effect transistors (PFETs) and complementary second-type transistors, such as N-type field effect transistors (NFETs) on the same substrate. More specifically, the invention forms gate conductors above channel regions in the substrate, sidewall spacers adjacent the gate conductors, and source and drain extensions in the substrate. The sidewall spacers are larger (extend further from the gate conductor) in the PFETs than in the NFETs. The sidewall spacers align the source and drain extensions during the implanting process. Therefore, the larger sidewall spacers position (align) the source and drain implants further from the channel region for the PFETs when compared to the NFETs. Then, during the subsequent annealing processes, the faster moving PFET impurities will be restrained from diffusing too far into the channel region under the gate conductor. This prevents the short channel effect that occurs when the source and drain impurities extend too far beneath the gate conductor and short out the channel region.
REFERENCES:
patent: 5898203 (1999-04-01), Yoshitomi et al.
patent: 5963803 (1999-10-01), Dawson et al.
patent: 6696334 (2004-02-01), Hellig et al.
patent: 2001/0052648 (2001-12-01), Sakurai et al.
patent: 07-066296 (1995-03-01), None
patent: WO 99-13507 (1999-03-01), None
patent: 2002-026139 (2005-01-01), None
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
Schnurmann, Esq. Daniel
Vu Hung
LandOfFree
Complementary transistors having different source and drain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Complementary transistors having different source and drain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary transistors having different source and drain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4128323