Compacting circuit responses

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07574640

ABSTRACT:
A compactor has a reduced number of outputs and the ability to handle a higher number of errors and unknown logic values. The procedure for designing the matrix and the resulting compactor involves determining the number of unknown logic values that may be encountered and adding columns to the compactor matrix based on the number of errors. Basically, the number of possible combinations of scan in lines is determined. Then, additional columns are added for each possible combination of scan in lines. The number of columns that are added for each combination of scan in lines is equal to the number of errors plus one in one embodiment.

REFERENCES:
patent: 4503537 (1985-03-01), McAnney
patent: 4628509 (1986-12-01), Kawaguchi
patent: 5436912 (1995-07-01), Lustig
patent: 5831992 (1998-11-01), Wu
patent: 6259637 (2001-07-01), Wood et al.
patent: 6373758 (2002-04-01), Hughes et al.
patent: 6401226 (2002-06-01), Maeno
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6574762 (2003-06-01), Karimi et al.
patent: 6636998 (2003-10-01), Lee et al.
patent: 6829740 (2004-12-01), Rajski et al.
patent: 7032148 (2006-04-01), Wang et al.
patent: 7185253 (2007-02-01), Mitra et al.
patent: 2003/0115521 (2003-06-01), Rajski et al.
patent: 2003/0154433 (2003-08-01), Wang et al.
patent: 2003/0188269 (2003-10-01), Mitra et al.
patent: 2005/0097419 (2005-05-01), Rajski et al.
patent: 2006/0036985 (2006-02-01), Mitra et al.
patent: 2006/0041814 (2006-02-01), Rajski et al.
Mitra et al “An Efficient Response Compaction Technique For Test Cost Reduction” IEEE, Apr. 2002, pager 11.2, pp. 311-320.
Patel et al “Application of Saluja-Karpovsky Compactors to Test Responses with Many Unknowns”. Jul. 16, 2003, Proceedings of the 21stIEEE VLSI Test Symposium (VTS'03) total 6pages.
Rajski et al “Convolutional Compaction of Test Responses” ITC International Test Conference, IEEE copyright Aug. 6, 2003, paper 29.3, pp. 745-754.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Compacting circuit responses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compacting circuit responses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compacting circuit responses will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4135453

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.