Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1995-08-22
1997-02-04
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Differential sensing
365 51, G11C 1300
Patent
active
056006039
ABSTRACT:
A common centroid differential sensing apparatus for sensing the contents of registers in a register array. This differential sensing apparatus includes a first pair of differential bit lines, which traverse across the register array in a predetermined direction (e.g., traverse the length or the width of the array) along a first traversing path or a second traversing path. This differential sensing apparatus also includes a second pair of differential bit lines, which traverse across the register array in the predetermined direction along a third traversing path and a fourth traversing path. Furthermore, the bit lines of one of the pairs of differential bit lines swap every ##EQU1## from the top and the bottom of the register array and swap every ##EQU2## afterwards, while the bit line pairs of the other of the pairs of the differential bit lines swap at ##EQU3## from the top and the bottom of the register array and every ##EQU4## afterwards, where N is an integer greater than 0.
REFERENCES:
patent: 4694428 (1987-09-01), Matsumura et al.
Fears Terrell W.
Intel Corporation
LandOfFree
Common centroid differential sensing scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Common centroid differential sensing scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Common centroid differential sensing scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685971