Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1998-11-25
2000-11-28
Moise, Emmanuel L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714785, 341 94, H03M 1300
Patent
active
061548693
ABSTRACT:
A combined Chien search and error position circuit (116), for use in Reed-Solomon decoding, is disclosed. The circuit (116) operates in response to a zero signal (ZRO) issued by a root detection block (200) that iteratively evaluates an error locator polynomial .LAMBDA.(x) over the Galois field used in the coding. A zeroes register (218) and a position register (22) are provided, each of which have a plurality of stages (218.sub.0 through 218.sub.t ; 220.sub.0 through 220.sub.t). An index counter (208) maintains a count over the Galois field, corresponding to the Galois field element under evaluation in the root detection block (200). An exponentiation circuit (212) performs a Galois field exponentiation of the count, and applies the result to the inputs of each of the zeroes register stages (218.sub.0 through 218.sub.t); the count is subtracted from the maximum Galois field index (e.g., from 255 for Galois field 256) and, for all but the zeroth iteration, the difference is applied to the inputs of each of the position register stages (220.sub.0 through 220.sub.t). A root counter (207) maintains a count of the number of roots identified by the root detection block (200), which is used to sequentially select the register stages (218.sub.0 through 218.sub.t ; 220.sub.0 through 220.sub.t) into which the zeroes and position values are stored.
REFERENCES:
patent: 4649541 (1987-03-01), Lahmeyer
patent: 4841300 (1989-06-01), Yoshida et al.
patent: 5517509 (1996-05-01), Yoneda
patent: 5771244 (1998-06-01), Reed et al.
patent: 5910960 (1999-06-01), Claydon et al.
patent: 5951677 (1999-09-01), Wolf et al.
patent: 6061826 (2000-06-01), Thirumoorthy et al.
"Polynomial Codes Over Certain Finite Fields," Reed & Solomon, Journal of the Society For Industrial and Applied Mathematics, vol. 8 (SIAM, Jun. 1960,), No. 2, pp. 300-304.
Brady III Wade James
Moise Emmanuel L.
Moore J. Dennis
Telecky Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Combined error position circuit and chien search circuit for ree does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combined error position circuit and chien search circuit for ree, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined error position circuit and chien search circuit for ree will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1736202