Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2007-07-31
2007-07-31
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S230030, C365S230060
Reexamination Certificate
active
11195878
ABSTRACT:
A column redundancy system combining at least two different redundancy systems to provide local redundant memory and shared redundant memory. The column redundancy system includes a plurality of sets of local redundant columns memory, each set of local redundant columns of memory is associated with a corresponding one of a plurality of memory sub-arrays. The columns of memory of the sets of local redundant columns of memory are adapted to replace defective columns of memory of the respective memory sub-arrays. The column redundancy system further includes columns of shared redundant memory that are adapted to replace defective columns of memory of the plurality of memory sub-arrays.
REFERENCES:
patent: 5231604 (1993-07-01), Watanabe
patent: 5548553 (1996-08-01), Cooper et al.
patent: 6084807 (2000-07-01), Choi
patent: 6137735 (2000-10-01), Wei et al.
patent: 6301164 (2001-10-01), Manning et al.
patent: 6304498 (2001-10-01), Ikeda
patent: 6331956 (2001-12-01), Ooishi et al.
patent: 6414896 (2002-07-01), Kim et al.
patent: 6571352 (2003-05-01), Blodgett
patent: 6584022 (2003-06-01), Tsuji
patent: 6603690 (2003-08-01), Chen et al.
patent: 6665220 (2003-12-01), Vlasenko
patent: 6668345 (2003-12-01), Ooishi et al.
patent: 6674673 (2004-01-01), Hsu et al.
patent: 2002/0021600 (2002-02-01), Tsuji
patent: 2002/0113251 (2002-08-01), Brady
patent: 2002/0154553 (2002-10-01), Shubat et al.
patent: 2003/0067816 (2003-04-01), Anand et al.
patent: 2004/0109360 (2004-06-01), Bateman et al.
patent: 2004/0153899 (2004-08-01), Batson et al.
patent: 2005/0050400 (2005-03-01), Wuu et al.
patent: 2005/0141387 (2005-06-01), Cernea et al.
Lunde Aron
Shore Michael
Auduong Gene N.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
LandOfFree
Combination column redundancy system for a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combination column redundancy system for a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combination column redundancy system for a memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3788631