Static information storage and retrieval – Read/write circuit – Multiplexing
Patent
1996-05-14
1997-09-09
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Multiplexing
365200, 3652257, 36523003, 371 102, 371 103, G11C 700
Patent
active
056663129
ABSTRACT:
The present invention relates to methods and apparatus for mapping spare columns to defective columns in a fabricated random access memory (RAM). The defective columns correspond to improperly fabricated bit lines in the RAM and spare columns are fabricated on the RAM to replace any defective columns. Particular arrays of columns in the RAM are accessed through a corresponding input/output device. A defective column in an array is bypassed by a column redundancy scheme that allows a spare column to be mapped to more than one array of columns. Thus, a plurality of spare columns may be mapped to each array of columns. Since the total number of spare columns may be less than the total number of column arrays, the present invention provides a saving over the prior art which requires one spare column for each column array.
REFERENCES:
patent: 4471472 (1984-09-01), Young
patent: 4601019 (1986-07-01), Shah et al.
patent: 5260902 (1993-11-01), Pilling et al.
patent: 5287310 (1994-02-01), Schreck et al.
patent: 5295101 (1994-03-01), Stephens, Jr. et al.
patent: 5301153 (1994-04-01), Johnson
Nelms David C.
Sony Corporation of Japan
Sony Electronics Inc.
Tran Andrew Q.
LandOfFree
Column redundancy scheme for a random access memory incorporatin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Column redundancy scheme for a random access memory incorporatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column redundancy scheme for a random access memory incorporatin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-74112