Coherency coverage of data across multiple packets varying...

Details Coherency coverage of data across multiple packets varying... Coherency coverage of data across multiple packets varying...

2005-02-01

2005-02-01

Peikari, B. James (Department: 2186)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

C710S055000, C370S412000, C370S413000, C712S210000, C711S208000

Reexamination Certificate

active

06850999

ABSTRACT:
A coherency resolution technique enables efficient resolution of data coherency for packet data associated with a service queue of an intermediate network node. The packet data is enqueued on a write buffer prior to being stored on an external packet memory of a packet memory system. The packet data may be interspersed among other packets of data from different service queues, wherein the packets are of differing sizes. In response to a read request for the packet data, a coherency operation is performed by coherency resolution logic on the data in the write buffer to determine if any of its enqueued data can be used to service the request.

REFERENCES:
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5224214 (1993-06-01), Rosich
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5333296 (1994-07-01), Bouchard et al.
patent: 5572522 (1996-11-01), Calamvokis et al.
patent: 5592476 (1997-01-01), Calamvokis et al.
patent: 5809320 (1998-09-01), Jain et al.
patent: 5948100 (1999-09-01), Hsu et al.
patent: 6035387 (2000-03-01), Hsu et al.
patent: 6078532 (2000-06-01), Rivers et al.
patent: 6091725 (2000-07-01), Cheriton et al.
patent: 6147996 (2000-11-01), Laor et al.
patent: 6201729 (2001-03-01), Rivers
patent: 6212613 (2001-04-01), Belair
patent: 6230241 (2001-05-01), McKenney
patent: 6236658 (2001-05-01), Essbaum et al.
patent: 6240461 (2001-05-01), Cieslak et al.
patent: 6330645 (2001-12-01), Harriman
patent: 6345294 (2002-02-01), O'Toole et al.
patent: 6574232 (2003-06-01), Honig et al.
Iyer, S. et al., “Analysis of a Memory Architecture for Fast Packet Buffers”, Workshop on High Performance Switching and Routing, IEEE (c) 2001.

Affiliated with

Also associated with

Rating

Coherency coverage of data across multiple packets varying... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coherency coverage of data across multiple packets varying..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherency coverage of data across multiple packets varying... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3478403