Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2002-03-27
2002-12-10
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S154000, C365S233100, C365S229000, C365S228000, C365S227000, C365S226000
Reexamination Certificate
active
06493257
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to integrated circuits, and more particularly to an integrated circuit having a state saving latch.
2. Related Art
With the increasing popularity of portable electronic devices, such as laptops, cell phones and personal digital assistants (PDA's), there is a growing need for systems that can reduce power consumption in order to extend energy storage times of the device's power supply (e.g., battery). Namely, applications that utilize CMOS integrated circuits (IC's) require circuits that utilize a minimal amount of power and have the capability to be powered down when not in use.
Many electronic devices, including systems having custom and application specific IC's (ASIC) feature some form of standby, sleep, or low power mode—referred to collectively herein as sleep mode. These modes exhibit greatly reduced power dissipation by essentially disconnecting some of the logic in the device from the power supply when the logic is not required. Powering down portions of an IC cannot only be used to save power and extend battery life, but can be used in certain schemes to manage chip power in systems operating from a standard power supply.
Recovery from sleep mode generally requires returning the IC to the state it was in just prior to entering sleep mode. However, without power, storage elements in an IC will lose their stored bits of information. Accordingly, for commonly used elements, such as data latches, the stored value in the latch must be maintained when the IC is switched to sleep mode and be restored after power-up. Accordingly, a need exists for circuitry that can save the state of a latch before power-down, and restore the state of the latch after power-up.
SUMMARY OF THE INVENTION
The present invention addresses the above-mentioned problems, as well as others, by providing a circuit having a state saving mode of operation. In a first aspect, the invention provides a state saving circuit, comprising: a first latch powered by an uninterrupted power supply, wherein the first latch includes a first pair of cross coupled inverters for storing data, and includes an input cut-off control for isolating the data in the first pair of cross coupled inverters; a second latch coupled to an output of the first latch and powered by an interruptible power supply, wherein the second latch includes a second pair of cross coupled inverters and a clock input for latching the data from the first latch to the second latch; and wherein an interruption of power to the second latch results in a state being maintained in the first latch.
In a second aspect, the invention provides a method of saving a state in a circuit, comprising: providing a first latch powered by an uninterrupted power supply, wherein the first latch includes a first pair of cross coupled inverters for storing data, and includes an input cut-off control for cutting off input into the first latch; providing a second latch coupled to an output of the first latch and powered by an interruptible power supply, wherein the second latch includes a clock input for latching the data from the first latch to the second latch; inputting and storing data in the first latch; activating the input cut-off control to cut off further input into the first latch; and interrupting the power supply to the second latch.
In a third aspect, the invention provides a system having a power down mode for managing power consumption, the system having a state saving circuit, comprising: a first latch powered by an uninterruptible power supply, wherein the first latch includes a data input for receiving data and a storage circuit for storing received data; a second latch coupled to an output of the first latch and powered by an interruptible power supply, wherein the second latch includes a clock input for latching the data from the first latch to the second latch; and an input cut-off control for isolating data in the first latch by preventing further data from being inputted to the first latch, wherein the input cut-off control is activated when power to the interruptible power supply is cut off.
REFERENCES:
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4980859 (1990-12-01), Guterman et al.
patent: 5257223 (1993-10-01), Dervisoglu
patent: 5532958 (1996-07-01), Jiang et al.
patent: 5682345 (1997-10-01), Roohparvar et al.
patent: 5844422 (1998-12-01), Trimberger et al.
patent: 5889697 (1999-03-01), Selcuk et al.
patent: 5986962 (1999-11-01), Bertin et al.
patent: 6034886 (2000-03-01), Chan et al.
patent: 6091626 (2000-07-01), Madan
patent: 6118689 (2000-09-01), Kuo et al.
Coughlin, Jr. Terry C.
Gregor Roger P.
Oakland Steven F.
Stout Douglas W.
Hoffman Michael F.
Hoffman, Warnick & D'Alessandro LLC
Tran Andrew Q.
LandOfFree
CMOS state saving latch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS state saving latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS state saving latch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2924004