Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-29
2010-12-07
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07849431
ABSTRACT:
Provided is a complementary metal oxide semiconductor (CMOS) inverter layout for increasing an effective channel length. The CMOS inverter layout may include first and second conductive MOS transistors respectively formed in first and second active regions, metal lines electrically connecting the first and second conductive MOS transistors, and one or more gate electrodes electrically connecting the gates of the first and second conductive MOS transistors. The widths of one or more gate electrodes may be set to a reduced and/or minimum feature size to reduce and/or minimize a process variation and a layout area of the CMOS inverter. Also, the first and second conductive MOS transistors may be connected in series via the metal lines to increase an effective channel length, thereby realizing a layout of the CMOS inverter having a longer delay than a conventional CMOS inverter.
REFERENCES:
patent: 2005/0012161 (2005-01-01), Sato
patent: 1024629 (1989-01-01), None
patent: 02-246421 (1990-10-01), None
patent: 09-107059 (1997-04-01), None
Harness & Dickey & Pierce P.L.C.
Samsung Electronics Co,. Ltd.
Siek Vuthe
LandOfFree
CMOS inverter layout for increasing effective channel length does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS inverter layout for increasing effective channel length, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS inverter layout for increasing effective channel length will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176441