Cluster based redundancy scheme for semiconductor memories

Details Cluster based redundancy scheme for semiconductor memories Cluster based redundancy scheme for semiconductor memories

2005-06-21

2005-06-21

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S063000

Reexamination Certificate

active

06909645

ABSTRACT:
In some embodiments, a cluster redundancy scheme may be implemented. Such a scheme may provide cluster segments including rows and columns of replacement memory elements to selectively replace defective elements arranged in rows, columns, or blocks in a main memory array of a semiconductor memory.

REFERENCES:
patent: 5519657 (1996-05-01), Arimoto
patent: 5528540 (1996-06-01), Shibata et al.
patent: 5793683 (1998-08-01), Evans
patent: 5815449 (1998-09-01), Taura
patent: 6104648 (2000-08-01), Ooishi
patent: 6367030 (2002-04-01), Yamauchi
patent: 6522590 (2003-02-01), Matsui et al.

Affiliated with

Also associated with

Rating

Cluster based redundancy scheme for semiconductor memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cluster based redundancy scheme for semiconductor memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cluster based redundancy scheme for semiconductor memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3522225