Clocking architecture in stacked and bonded dice

Details Clocking architecture in stacked and bonded dice Clocking architecture in stacked and bonded dice

2007-02-27

2010-12-28

Kebede, Brook (Department: 2894)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Chip mounted on chip

C257SE21511

Reexamination Certificate

active

07859117

ABSTRACT:
A method and apparatus for distributing clock signals throughout an integrated circuit is provided. An embodiment comprises a distribution die which contains either the clock signal distribution network by itself, or the clock signal distribution network in tandem with a clock signal generator. The distribution die is electrically connected through an interface technology, such as microbumps, to route the clock signals to the functional circuits on a separate functional die. Alternatively, the distribution die could be electrically connected to more than one die at a time, using vias through the distribution die to route the clock signals to the different die. This separate distribution die reduces the coupling between lines and also helps to prevent signal skew as the signal moves through the distribution network.

REFERENCES:
patent: 5783870 (1998-07-01), Mostafazadeh et al.
patent: 6125217 (2000-09-01), Paniccia et al.
patent: 6730540 (2004-05-01), Siniaguine
patent: 6856170 (2005-02-01), Itoh

Affiliated with

Also associated with

Rating

Clocking architecture in stacked and bonded dice does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clocking architecture in stacked and bonded dice, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking architecture in stacked and bonded dice will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4175976