Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2001-03-15
2002-08-20
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S093000, C326S095000, C365S205000, C365S207000, C365S208000
Reexamination Certificate
active
06437604
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to improving the switching performance of an integrated circuit, and more particularly to a logic circuit employing clocked differential cascode voltage switch logic with precharging circuitry.
BACKGROUND OF THE INVENTION
Pass transistor logic is one of the oldest logic techniques used in forming integrated circuits. Prior to the advent of complementary metal-oxide semiconductor (CMOS) technology currently popular in integrated circuit fabrication, pass transistor logic had been used in n-channel metal-oxide semiconductor (NMOS) circuits. Pass transistor logic was subsequently implemented in CMOS technology circuits. For example, CMOS pass transistor logic has been applied in microprocessors and other circuits. Comparisons have been made between pass transistor logic and standard CMOS logic for a variety of different applications and power supply voltages.
Static pass transistor logic circuits of the type shown in
FIGS. 1-2
have been used in CMOS technology and integrated circuits. For example, static pass transistor CMOS circuits have been widely used in the design of microprocessors. However, static pass transistor logic circuits suffer from a common problem: there is a threshold voltage drop at the input across a pass transistor. As illustrated in
FIG. 1
, if the input voltage source
28
is VDD at a logical “1” or high logic state, then the voltage at a node
34
(the input to the inverter
22
) will rise only to VDD-VTN, where VTN is the threshold voltage of the transistor
26
. In addition, the rise time required for the node
34
to reach this voltage (VDD-VTN) is theoretically infinite, since the NMOS pass transistor
26
has a final state which theoretically has infinite resistance.
This problem is exacerbated if, as shown in
FIG. 2
, the output of one pass transistor
32
is used to drive the gate of another transistor
26
. In the circuit shown in
FIG. 2
, the voltage at node
34
(the input to the inverter
22
) will charge only to VDD-2VTN. This result is unacceptable in low power supply circuits and therefore design rules preclude such a configuration.
Various techniques have been used to overcome these problems. One technique is the use of level restore circuits, examples of which are illustrated in
FIGS. 3-4
. Referring to
FIG. 3
, a level restore circuit
30
is illustrated, including a pass transistor
26
and level restore transistor
38
, in which the output of the inverter
22
is fed back to control a PMOS level restore transistor
38
. If the input to the inverter
22
at the node
34
is switching high, then the output of the inverter
22
is switching low, thus driving the gate of the PMOS level restore transistor
38
to pull up the input to the inverter
22
at the node
34
. This is a positive feedback circuit which tends to latch the input high regardless of how slowly the original input signal was rising. In this manner, the level restore circuit
30
overcomes the threshold voltage drop at the input to the inverter
22
. The level restore circuit
40
shown in
FIG. 4
is essentially equivalent to the level restore circuit
30
of FIG.
3
.
Another problem plaguing pass transistor logic circuits is noise. Concerns about the noise resilience of pass transistor logic spurred the development of complementary pass transistor logic.
FIGS. 5-7
show various implementations of complementary pass transistor logic with different types of buffer circuits.
FIG. 5
illustrates simple inverter-type buffers
22
used for power gain.
FIG. 6
shows cross-coupled level restore buffers
62
,
64
. The cross-coupling insures a full voltage swing at the inputs to the inverters
22
.
FIG. 7
shows a silicon-on-insulator (SOI) implementation of cross-coupling for a CMOS pass transistor logic circuit.
Another approach to the noise problem uses the differential cascode voltage switch (DCVS) logic illustrated in
FIGS. 8-9
. The DCVS logic circuit shown in
FIG. 8
uses cross coupling to provide a full voltage swing at the output of the pass transistor logic circuit. A more efficient realization is achieved by using a combination of complementary pass transistor logic (
102
,
104
) and DCVS logic as shown in FIG.
9
.
While cross-coupling such as that shown in
FIGS. 8-9
serves to reduce the effect of threshold voltage drops, it is not entirely effective in reducing the effect of threshold voltage drops on switching speed. The bulk of the problem occurs during the low to high transition at the output of the pass transistor logic circuit
102
,
104
. Because of the voltage drop in the transistors
102
,
104
attempting to pull the output high, this output rises slowly.
Accordingly, there is a strong desire and need to improve the switching performance of integrated circuits using logic that overcomes the voltage drop, noise and switching speed problems of pass transistor logic.
SUMMARY OF THE INVENTION
A logic circuit and associated method are provided to improve the switching performance of integrated circuit devices. Complementary pass transistor logic and differential cascode voltage switch (DCVS) logic are combined with precharge circuitry, and the output nodes of the pass transistor circuits are precharged high. The precharging avoids slow transition times and can significantly increase the performance of switching in integrated circuits.
The logic circuit includes first and second complementary control logic circuits (e.g., pass transistor circuits), first and second capacitors each having one plate connected to a first potential and another plate connected to a respective one of first and second complementary outputs of said logic circuit, a differential cascode voltage switch circuit, comprising at least first and second transistors each having gates cross-coupled to said first and second complementary outputs, and precharge circuitry configured to precharge said first and second complementary outputs to a desired (e.g., high) state.
In another aspect of the invention, switching performance is improved by allowing only fast high to low transitions at the output of the pass transistor circuits. The outputs of the complementary pass transistor circuits are both precharged high. If the output of the pass transistor logic is attempting to switch high, then the output will simply remain high at the precharged state. If the output of the pass transistor logic is attempting to switch low, then it will do so quickly through low resistance NMOS transistors in the pass transistor circuits.
In another aspect of the invention, clocking transistors are used to assist in precharging the outputs of the circuit. The gate of each clocking transistor is controlled by a clocking signal which has a first state (e.g., low) during a precharge phase and then transitions to a second state (e.g., high) during an operation phase. During the precharge phase, the outputs of the circuit are precharged high and de-coupled from the pass transistor logic circuits. During the subsequent operation phase, precharging ceases and the outputs of the circuit are coupled to the pass transistor logic circuits. The output of the circuit is evaluated during the operation phase.
REFERENCES:
patent: 5253137 (1993-10-01), Seevinck
patent: 5568438 (1996-10-01), Penchuk
patent: 5920218 (1999-07-01), Klass et al.
patent: 6184722 (2001-02-01), Hayakawa
patent: 6215339 (2001-04-01), Hedberg
L.A. Glasser and D.W. Doberpuhl, “The design and analysis of VLSI circuits,” Addison-Wesley, Reading Massachusetts, 1985, pp. 16-20.
J.M. Rabaey, “Digital Integrated Circuits; A design perspective,” Prentice Hall, Upper Saddle River, N.J., pp. 210-222, 1996.
Parameswar et al., Swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications, IEEE J. Solid-State Circuits, vol. 31, No. 6, pp. 804-809, Jun. 1996.
Parameswar et al., “High speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications,” Proc. Custom Integrated Circuits Conf., San Diego, p. 278-281, May
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Tan Vibol
Tokar Michael
LandOfFree
Clocked differential cascode voltage switch with pass gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clocked differential cascode voltage switch with pass gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocked differential cascode voltage switch with pass gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2905272