Clock skew verification methodology for grid-based design

Details Clock skew verification methodology for grid-based design Clock skew verification methodology for grid-based design

2005-09-06

2005-09-06

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06941532

ABSTRACT:
A method and apparatus for determining clock insertion delays for a microprocessor design having a grid-based clock distribution. The method includes partitioning the complete clock net into a global clock net and a plurality of local clock nets, simulating a load for each of the local clock nets, simulating the global clock net, and combining the simulations to form the complete clock net. The method may further include evaluating the combination to determine whether the results converge and storing the simulation results in a Clock Data Model. When the results do not converge, the method re-simulates at least one of the local clock nets and re-simulates the global clock net. The Clock Data Model collects, manages, retrieves, and queries all of the simulation information. The method may further analyze the complete clock net to predict the clock skew for a given data transfer path for potential redesign.

REFERENCES:
patent: 5239215 (1993-08-01), Yamaguchi
patent: 5387855 (1995-02-01), Miyazaki et al.
patent: 5467040 (1995-11-01), Nelson
patent: 5581473 (1996-12-01), Rusu et al.
patent: 5644498 (1997-07-01), Joly et al.
patent: 5656963 (1997-08-01), Masleid et al.
patent: 5778216 (1998-07-01), Venkatesh
patent: 5864487 (1999-01-01), Merryman et al.
patent: 5896055 (1999-04-01), Toyonaga et al.
patent: 5911063 (1999-06-01), Allen et al.
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 5923188 (1999-07-01), Kametani et al.
patent: 5963729 (1999-10-01), Aji et al.
patent: 5974245 (1999-10-01), Li et al.
patent: 5994924 (1999-11-01), Lee et al.
patent: 6025740 (2000-02-01), Fukuyama
patent: 6053950 (2000-04-01), Shinagawa
patent: 6088254 (2000-07-01), Kermani
patent: 6150865 (2000-11-01), Fluxman et al.
patent: 6204713 (2001-03-01), Adams et al.
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6263478 (2001-07-01), Hahn et al.
patent: 6289412 (2001-09-01), Yuan et al.
patent: 6289498 (2001-09-01), Dupenloup
patent: 6305001 (2001-10-01), Graef
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6378080 (2002-04-01), Anjo et al.
patent: 6442740 (2002-08-01), Kanamoto et al.
patent: WO 95/34036 (1995-12-01), None
R.B. Mueller et al., “Parallel Switch-Level Simulation for VLSI”, IEEE, 1991, pp. 324-328.
Scot Boon et al., “High Performance Clock Distribution for CMOS Asics”, IEEE 1989, pp. 15.4.1-15.4.5.
H. Fair et al., “XP-000862228 SP 25.2: Clocking Design and Analysis for a 600MHz Alpha Microprocessor”, IEEE International Solid-State Circuits Conference, 1998, pp. 389-399 & 473.
International Search Report, PCT/US 02/32937, International filing date Oct. 15, 2002, date Search Report mailed Jan. 28, 2004.
B. Lamson et al., A Processor for a High-Performance Personal Computer, Seventh Annual Symposium on Computer Architecture, pp. 146-160, May 1980.
C-S Wu et al., “An Automatic Cell Characterization Environment for Cell-Based Design Methodology”, IEEE pp. 326-329, May 1993.
J. Burkis, “Clock Tree Synthesis for High Performance ASICs”, IEEE, pp. 9-8.3, Aug. 1991.
U-S Yim et al., A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs:, Proceedings ACM/IEEE Conference on Design Automation, pp. 766-771, Jun. 1999.
P.J. Restle et al., “A Clock Distribution Network for Microprocessors”, 2000 Symposium on VLSI Circuits, pp. 184-187, Apr. 2000.

Affiliated with

Also associated with

Rating

Clock skew verification methodology for grid-based design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock skew verification methodology for grid-based design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock skew verification methodology for grid-based design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3435479