Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate
2005-03-28
2009-02-17
Du, Thuan N (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Correction for skew, phase, or rate
C713S501000, C327S156000
Reexamination Certificate
active
07493510
ABSTRACT:
Provided is a smart card for communicating with a host computer through a universal serial bus (USB). The smart card includes an internal clock signal generator to generate an internal clock signal, a period detector to detect a period of the internal clock signal and to generate a control code according to the detected period, and a transmission clock generator to generate a transmission clock signal which varies from the internal clock signal according to the control code. The smart card transfers data in sync with the transmission clock signal.
REFERENCES:
patent: 6223298 (2001-04-01), Tellier et al.
patent: 6343364 (2002-01-01), Leydier et al.
patent: 6621353 (2003-09-01), Bronson et al.
patent: 2001/0011914 (2001-08-01), Pomet
patent: 2002/0062457 (2002-05-01), Kamihara
patent: 2003/0054782 (2003-03-01), Snider
patent: 10041772 (2002-03-01), None
patent: 1 118 943 (2001-07-01), None
patent: 2002-198785 (2002-12-01), None
patent: 2003-0038706 (2003-05-01), None
Kim Chan-Yong
Sung Hyuk-Jun
Du Thuan N
F. Chau & Assoc. LLC
Samsung Electronics Co,. Ltd.
LandOfFree
Clock signal generator circuit for serial bus communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock signal generator circuit for serial bus communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal generator circuit for serial bus communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4052673