Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-11-22
1997-09-09
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
327156, 331 2, 331 11, 331 18, 331 25, 455260, H03D 324
Patent
active
056663889
ABSTRACT:
A clock recovery circuit comprises first and second voltage-controlled oscillators having identical characteristics. The first oscillator is incorporated into a frequency synthesis loop in such a way as to oscillate, in response to a first control voltage, at a frequency equal to a reference frequency multiplied by a number N. The second voltage-controlled oscillator is incorporated into a phase tracking loop which, when activated, locks its oscillation phase relative to that of the received data signal. The second oscillator delivers the recovered clock signal. A comparator determines whether the frequency of the second oscillator, divided by N, satisfies the condition of not deviating from the reference frequency by more than a predetermined limit value. The phase tracking loop is activated only when the latter condition is satisfied, and the first control voltage is fed to the control input of the second oscillator when the condition is not satisfied.
REFERENCES:
patent: 3900890 (1975-08-01), Eibner et al.
patent: 4131861 (1978-12-01), Malaviya
patent: 4590602 (1986-05-01), Wolaver
patent: 4943788 (1990-07-01), Laws et al.
patent: 5184350 (1993-02-01), Dara
patent: 5319680 (1994-06-01), Port et al.
patent: 5343167 (1994-08-01), Masumoto et al.
IEEE International Solid State Circuits Conference, vol.27, Feb. 1984, New York US--"A CMOS Ethernet Serial Interface Chip"--Haw-Ming Haung et al--pp. 184-185.
IEEE 1992 Custom Integrated Circuits Conference, vol.34, May 1992 "A BICMOS Receive/Transmit PLL Pair for Serial Data Communication" B.L. Thompson et al--pp. 29.6.1 to 29.6.5.
Patent Abstracts of Japan, vol.17, N.degree. 359 (E1395), Jul. 1993--JP-A-05 055 914 (NEC).
GLOBECOM 1983, vol.1, Nov. 1983, San Diego, US--"Synchronization design criteria for a token ring"--H, Meyr et al--pp. 447-455.
Chin Stephen
Matra MHS
Vo Don
LandOfFree
Clock recovery circuit with matched oscillators does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery circuit with matched oscillators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery circuit with matched oscillators will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-74711