Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-11-05
2000-02-01
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375371, 375364, 370468, 370395, H03D 324
Patent
active
060211687
ABSTRACT:
A clock recovery circuit and method for an MPEG-2 system decoder. The clock recovery circuit comprises a digital signal processor including a controller, a PCR/SCR detector, an adder/subtracter unit, a digital filter and a register, a DAC, a low pass filter, a voltage controlled oscillator and a counter. The counter generates a clock value of a desired number of bits. The PCR/SCR detector receives a transport or program stream and detects a PCR or SCR therefrom. The controller checks whether the detected PCR or SCR is an initial value. If the detected PCR or SCR is the initial value, the adder/subtracter unit subtracts the clock value from the counter from the detected PCR or SCR starting from the least significant bit to generate a first value. If the detected PCR or SCR is not the initial value, the adder/subtracter unit subtracts lower-order bit values of the first value corresponding to the desired number from lower-order bit values of the detected PCR or SCR corresponding to the desired number and subtracts the clock value from the counter from the subtracted result to generate a second value. Then, the adder/subtracter unit transfers the second value to the DAC. Also, the adder/subtracter unit adds the clock value from the counter to the first value starting from the least significant bit to generate a system time clock.
REFERENCES:
patent: 5699392 (1997-12-01), Dokic
patent: 5768326 (1998-06-01), Koshiro et al.
patent: 5790543 (1998-08-01), Cloutier
patent: 5881114 (1999-03-01), Moon
Chin Stephen
Liu Shuwang
Millers David T.
Samsung Electronics Co,. Ltd.
LandOfFree
Clock recovery circuit and method for MPEG-2 system decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery circuit and method for MPEG-2 system decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery circuit and method for MPEG-2 system decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-943714