Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-03
2006-10-03
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S014000
Reexamination Certificate
active
07117462
ABSTRACT:
In the circuit operation verifying method, initialization includes inputting circuit diagram data (a net list), specification information on respective circuit elements, and input data representing waveforms with time of voltages or currents used for operation simulation, and storing the circuit diagram data to memory. Operation of a semiconductor circuit to be verified is simulated using the circuit diagram data and the input data, and momentary voltage/current values at input terminals and the like of the circuit elements are stored in the memory. During the operation simulation, whether or not the circuit elements satisfy their voltage/current specifications and time specifications are concurrently verified based on the voltage/current values stored in the memory.
REFERENCES:
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5095454 (1992-03-01), Huang
patent: 5202841 (1993-04-01), Tani
patent: 5345401 (1994-09-01), Tani
patent: 5471409 (1995-11-01), Tani
patent: 5481484 (1996-01-01), Ogawa et al.
patent: 5677856 (1997-10-01), Tani
patent: 6128768 (2000-10-01), Ho
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 2-144674 (1990-06-01), None
patent: 3-148769 (1991-06-01), None
patent: 5-159017 (1993-06-01), None
patent: 5-303604 (1993-11-01), None
patent: 07-021247 (1995-01-01), None
patent: 7-129656 (1995-05-01), None
patent: 07-260882 (1995-10-01), None
patent: 09-311880 (1997-12-01), None
patent: 9-311880 (1997-12-01), None
patent: 11-175576 (1999-07-01), None
patent: 2000-132578 (2000-04-01), None
patent: 2000-132578 (2000-05-01), None
G. Jerke et al., Hierarchical Current Density Verification for Electromigration Analysis in Arbitrarily Shaped Metallization Pattern of Analog Circuits, Proceedings of Design, Automation and Test in Europe Conference, pp. 464-469, Mar. 2002.
Zebardast et al., SP2V: Accelerating Post-Layout Spice Simulation Using Verilog Gate-Level Modeling, 2001 Canadian Conference on Electrical and Computer Engineering, pp. 253-257, May 2001.
Naum et al., Automatic Functional Model Validation Between Spice and Verilog, 30thIndustry Application Conference, pp. 1076-1083, Oct. 1995.
Fuchigami Ikuo
Ishiyama Yasuhiro
Kataoka Tomonori
Kawai Ken
Kimura Tomoo
Matsushita Electric - Industrial Co., Ltd.
McDermott Will & Emery LLP
Thompson A. M.
LandOfFree
Circuit operation verifying method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit operation verifying method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit operation verifying method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3618081