Circuit in which the time delay of an input clock signal is...

Details Circuit in which the time delay of an input clock signal is... Circuit in which the time delay of an input clock signal is...

2000-12-15

2004-12-21

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

C713S400000

Reexamination Certificate

active

06834355

ABSTRACT:

FIELD
This invention relates to generating clock phases, more particularly, generating clock phases at a predetermined time, synchronized to a system clock, that to first order are independent of process parameters including drive current, parasitic resistance and parasitic capacitance, and only relative to the system clock and dependent on the system clock logic phase width and the units ratio of capacitance values.
BACKGROUND
Internal and external functional timings of embedded circuit blocks used within chipset products are characterized as needed for new silicon process technologies. Many of such timings are used in embedded memory circuit blocks. In an effort to mitigate process dependence of internal and external functional timings, “clocked” functions are being utilized in place of “self-timed” functions. However, when converting self-timed functions to clocked functions within embedded circuit blocks, providing a clock signal that is a multiple value of the system clock with adequate timing margin adds complexity. For example, a circuit may simply require a single clock phase delayed from the system clock by a fixed amount of time, or may require a multiplied clock signal. Typically, such a signal is provided by a self-timed “delay chain”. A delayed phase may also be generated by a higher order clock signal from a phase locked loop (PLL), and routed to the embedded block. Other schemes for generating synchronous clock phases and clock multiplication are utilized, including load modulated inverter delay chains and delay locked loops (DLL).


REFERENCES:
patent: 5578952 (1996-11-01), Shoji
patent: 5920219 (1999-07-01), Young et al.

Affiliated with

Also associated with

Rating

Circuit in which the time delay of an input clock signal is... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit in which the time delay of an input clock signal is..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit in which the time delay of an input clock signal is... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3310463