Circuit in a semiconductor memory for programming operation mode

Details Circuit in a semiconductor memory for programming operation mode Circuit in a semiconductor memory for programming operation mode

1997-08-04

1998-11-17

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395831, 395878, 395894, 711154, 711167, G06F 900, G06F 1316

Patent

active

058389903

ABSTRACT:
A synchronous dynamic random access memory capable of accessing data in a memory cell array therein in synchronism with a system clock from an external system such as a central processing unit (CPU). The synchronous DRAM receives an external clock and includes a plurality of memory banks each including a plurality of memory cells and operable in either an active cycle or a precharge cycle, a circuit for receiving a row address strobe signal and latching a logic level of the row address strobe signal in response to the clock, an address input circuit for receiving an externally generated address selecting one of the memory banks, and a circuit for receiving the latched logic level and the address from the address input circuit and for outputting an activation signal to the memory bank selected by the address and an inactivation signals to unselected memory banks when the latched logic level is a first logic level, so that the selected memory bank responsive to the activation signal operates in the active cycle while the unselected memory banks responsive to the inactivation signals operate in the precharge cycle.

REFERENCES:
patent: 3614741 (1971-10-01), McFarland, Jr. et al.
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4079454 (1978-03-01), Sorenson et al.
patent: 4339795 (1982-07-01), Brereton et al.
patent: 4750112 (1988-06-01), Jones
patent: 4750839 (1988-06-01), Wang et al.
patent: 4800531 (1989-01-01), Dehganpour et al.
patent: 4833650 (1989-05-01), Hirayama et al.
patent: 4875196 (1989-10-01), Spaderna
patent: 4907199 (1990-03-01), Dosaka
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4977537 (1990-12-01), Dias
patent: 4980862 (1990-12-01), Foss
patent: 4987325 (1991-01-01), Seo
patent: 5021985 (1991-06-01), Hu
patent: 5041964 (1991-08-01), Cole
patent: 5050172 (1991-09-01), Elms et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5081574 (1992-01-01), Larsen
patent: 5107465 (1992-04-01), Fung
patent: 5128897 (1992-07-01), McClure
patent: 5130569 (1992-07-01), Glica
patent: 5226134 (1993-07-01), Aldereguia et al.
patent: 5228129 (1993-07-01), Bryant
patent: 5261055 (1993-11-01), Moran et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5287327 (1994-02-01), Takasugi
patent: 5289431 (1994-02-01), Konishi
patent: 5311483 (1994-05-01), Takasugi
patent: 5319755 (1994-06-01), Farmwald
patent: 5343438 (1994-08-01), Choi et al .
patent: 5353431 (1994-10-01), Doyle
patent: 5386391 (1995-01-01), Watanabe
patent: 5440747 (1995-08-01), Kiuchi
patent: 5475647 (1995-12-01), Yim
patent: 5485426 (1996-01-01), Lee
patent: 5490254 (1996-02-01), Ziegler
IEEE Proceedings JC-42.3 Com. on RAM Memory (1991-92).

Affiliated with

Also associated with

Rating

Circuit in a semiconductor memory for programming operation mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit in a semiconductor memory for programming operation mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit in a semiconductor memory for programming operation mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-895986