Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-05-01
2007-05-01
Elmore, Stephen C. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S100000, C711S154000, C711S156000, C711S166000, C710S200000, C713S340000, C714S022000, C714S047300
Reexamination Certificate
active
10809866
ABSTRACT:
A circuit for prevention of unintentional writing to a memory prevents unintentional writing to a nonvolatile memory, after a recovery from a transitory power failure. The circuit includes a low-voltage detection circuit for detecting a power supply voltage drop depending on the state of a control signal for the detection circuit. A writing operation to the memory is prohibited depending on the control signal as well as upon an output signal of the low-voltage detection circuit.
REFERENCES:
patent: 6119210 (2000-09-01), Leon et al.
patent: 6201731 (2001-03-01), Kamp et al.
patent: 6556504 (2003-04-01), Kwon et al.
patent: 6788567 (2004-09-01), Fujimori
patent: 2002/0103958 (2002-08-01), Kuwano
patent: 2002/0129195 (2002-09-01), Hongo et al.
patent: 08-095865 (1996-04-01), None
patent: 2002-366436 (2002-12-01), None
Elmore Stephen C.
Kim Daniel
Parker Stephen B.
Sanyo Electric Co,. Ltd.
Watchstone P+D, plc
LandOfFree
Circuit for prevention of unintentional writing to a memory,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for prevention of unintentional writing to a memory,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for prevention of unintentional writing to a memory,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3823617