Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2005-02-22
2005-02-22
Mai, Son (Department: 2818)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S189020, C326S086000, C326S087000, C327S108000
Reexamination Certificate
active
06859402
ABSTRACT:
An apparatus may include at least a first transistor, a second transistor, and a circuit. The first transistor has a first control terminal coupled to receive a first dynamic data signal, and is coupled to a first node. The first transistor drives a first state on the first node responsive to an assertion of the first dynamic data signal. The second transistor is coupled to the first node and has a second control terminal. The second transistor is drives a second state on the first node responsive to a signal on the second control terminal. The circuit is coupled to generate the signal on the second control terminal and is coupled to receive a second dynamic data signal. The second dynamic data signal is a complement of the first dynamic data signal, wherein the circuit is activates the second transistor responsive to an assertion of the second dynamic data signal.
REFERENCES:
patent: 4390988 (1983-06-01), Best et al.
patent: 4500988 (1985-02-01), Bennett et al.
patent: 5455528 (1995-10-01), Partovi et al.
patent: 5455802 (1995-10-01), McClure
patent: 5502414 (1996-03-01), Tran et al.
patent: 5568076 (1996-10-01), Petella et al.
patent: 5585740 (1996-12-01), Tipon
patent: 5646558 (1997-07-01), Jamshidi
patent: 5701072 (1997-12-01), Jeon et al.
patent: 5789966 (1998-08-01), Bechade
patent: 5896046 (1999-04-01), Bjorksten et al.
patent: 6066978 (2000-05-01), Kadowaki
patent: 6084437 (2000-07-01), Sako
patent: 6090153 (2000-07-01), Chen et al.
patent: 6122217 (2000-09-01), Keeth et al.
patent: 6147915 (2000-11-01), Yanagisawa et al.
patent: 6204538 (2001-03-01), Kim
patent: 6271713 (2001-08-01), Krishnamurthy
patent: 6650582 (2003-11-01), Matsumoto et al.
Weste, et al., “Principles of CMOS VLSI Deisgn,” A Systems Perspective, Addison-Wesley Publishing Company, Jun. 1988, 5 pages.
Campbell Brian J.
Do Tuan P.
Broadcom Corporation
Garlick & Harrison & Markison
Mai Son
LandOfFree
Circuit for lines with multiple drivers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for lines with multiple drivers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for lines with multiple drivers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3495217