Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2005-06-28
2005-06-28
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S054000
Reexamination Certificate
active
06912677
ABSTRACT:
A circuit for inspecting a data error is described herein. The circuit for inspecting a data error comprises a clock buffer, a buffer unit, a latch unit, a decoder, a compression unit, a counter, a data bus signal latch unit, and a select unit.
REFERENCES:
patent: 5511029 (1996-04-01), Sawada et al.
patent: 5587950 (1996-12-01), Sawada et al.
patent: 5959930 (1999-09-01), Sakurai
patent: 6735729 (2004-05-01), Merritt et al.
patent: 6816422 (2004-11-01), Hamade et al.
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
Ton David
LandOfFree
Circuit for inspecting a data error does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for inspecting a data error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for inspecting a data error will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3472127