Circuit for data bit inversion

Details Circuit for data bit inversion Circuit for data bit inversion

2008-07-29

2008-07-29

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S230060

Reexamination Certificate

active

07405981

ABSTRACT:
An electric circuit for inverting a data bit of a data burst read out from a memory module comprises a buffer for buffering a data burst being comprised of at least two data words, a decoder device comprised of at least two parallel-connected decoders, each comparing bitwise and simultaneously two neighbouring data words of the data words buffered in the buffer and generating an inversion flag, if the number of different data bits of the two neighbouring data words exceeds half the number of data bits of a data word, a correction device for generating a corrected inversion flag for a specific decoder of the decoders by inverting or not inverting the inversion flag of the specific decoder dependent on the inversion flag generated by the specific decoder and the inversion flags generated by the remaining of the decoders, and an inversion device comprised of a plurality of inverters, each inverting or not inverting a present of the data words of an associated of the decoders dependent on the corrected inversion flag of the associated decoder.

REFERENCES:
patent: 6243779 (2001-06-01), Devanney et al.
patent: 6671212 (2003-12-01), Macri et al.
patent: 2006/0261929 (2006-11-01), Hein

Affiliated with

Also associated with

Rating

Circuit for data bit inversion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for data bit inversion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for data bit inversion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804040