Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2007-07-24
2007-07-24
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S226000, C365S227000
Reexamination Certificate
active
11264703
ABSTRACT:
Circuit arrangement having complementary data input nodes for reception of a dual rail data signal and complementary data output nodes for outputting a dual rail data signal. A connection switch is connected to complementary data nodes by means of which the complementary data nodes can be connected to one another with a low resistance, a control unit is provided for generating a first control signal for the connection switch, and the circuit arrangement is designed to be operated in two operating modes, in which case in a power saving mode, the connection switch is switched by the control unit to have a high resistance, and in a security node, the connection switch is switched by the control unit to have a low resistance when the potential at the complementary data nodes is intended to be equalized.
REFERENCES:
patent: 2005/0241005 (2005-10-01), Kunemund
patent: 196 31 911 (1998-01-01), None
patent: 101 36 335 (2003-02-01), None
patent: 102 02 726 (2003-08-01), None
patent: 103 24 049 (2004-12-01), None
patent: WO-03/102786 (2003-12-01), None
Dickstein , Shapiro, LLP.
Dinh Son
Infineon - Technologies AG
LandOfFree
Circuit arrangement having security and power saving modes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement having security and power saving modes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement having security and power saving modes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3770669