Circuit arrangement for the recognition of predetermined binary

Details Circuit arrangement for the recognition of predetermined binary Circuit arrangement for the recognition of predetermined binary

1980-06-23

1982-12-28

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365230, G11C 1300

Patent

active

043665578

ABSTRACT:
A circuit arrangement recognizes predetermined binary values of a specific minimum duration. Data from a plurality of data sources are emitted to a common data line by way of a respective switch. An address generator periodically generates data source addresses which are emitted, on the one hand, to a respective counting device and, on the other hand, to an address decoder. The address decoder decodes the data source addresses and generates corresponding switching signals which connect the data sources to the data line in temporal succession by way of the switches. The counting devices assigned counter readings to all data sources, the counter readings being changed by respective unit upon identification of the predetermined binary values. Upon attainment of predetermined counter readings, recognition signals and the assigned data source addresses are emitted.

REFERENCES:
patent: 4219883 (1980-08-01), Kobayashi et al.

Affiliated with

Also associated with

Rating

Circuit arrangement for the recognition of predetermined binary does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for the recognition of predetermined binary , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for the recognition of predetermined binary will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1340860