Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-05-29
2007-05-29
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C365S201000
Reexamination Certificate
active
11065370
ABSTRACT:
A test circuit includes: a register circuit, into which data is written after data is cleared in compliance with a reset instruction, the register circuit holding the written data until a subsequent reset instruction is input; a TAP controller which receives a signal for selecting a test mode, and writes the data into the register circuit in accordance with the signal for selecting a test mode in synchronization with a first clock; a pattern generation circuit which generates a test pattern in accordance with the data held in the register circuit, and outputs data based on the test pattern to the circuit to be tested in synchronization with a second clock; and a data comparator which receives data output from the circuit to be tested in synchronization with the second clock, and makes an evaluation of performance in accordance with the test pattern and the data output from the circuit to be tested.
REFERENCES:
patent: 6823413 (2004-11-01), Fujiki
patent: 11032043 (1999-02-01), None
patent: 2004-093421 (2004-03-01), None
Britt Cynthia
Nixon & Peabody LLP
Oki Electric Industry Co. Ltd.
Studebaker Donald R.
LandOfFree
Circuit and method for testing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for testing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for testing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3767786