Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2005-06-14
2005-06-14
Butler, Dennis M. (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S600000, C375S354000
Reexamination Certificate
active
06907538
ABSTRACT:
Described is a system and method for centralized synchronization for the transportation of data between devices in different clock domains. In a preferred embodiment, synchronization logic synchronizes read data from an asynchronous peripheral to a bus clock. Rather than being located on each peripheral, the synchronization logic is located in the bus interface logic. When there is an indication that synchronization is needed for a peripheral, the synchronization logic samples the data bus twice or more and compares the values of consecutive data samples. If the data samples are equal, this data is returned to the bus master. If they are different, the data in the next cycle is returned to the bus master.
REFERENCES:
patent: 5345453 (1994-09-01), Bayer et al.
patent: 5602878 (1997-02-01), Cross
patent: 5905766 (1999-05-01), Nguyen
patent: 6260152 (2001-07-01), Cole et al.
patent: 6715095 (2004-03-01), Larsen et al.
patent: 0 798 630 (1997-03-01), None
patent: 0 977 109 (2000-02-01), None
patent: 02183855 (1990-07-01), None
Analog Devices Inc.
Butler Dennis M.
Gauthier & Connors LLP
Suryawanshi Suresh
LandOfFree
Circuit and method for providing centralized synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for providing centralized synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for providing centralized synchronization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494262