Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2006-11-21
2006-11-21
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S025000, C365S201000
Reexamination Certificate
active
07139945
ABSTRACT:
A system and method is provided for testing a secondary chip housed within a multi-chip packaged semiconductor device. The packaged semiconductor device includes a secondary chip and a primary chip, with the secondary chip communicating with the primary chip through signal drivers. The secondary chip also includes at least one test signal driver connected to the signal drivers and to certain external connectors that may be shared with the primary chip. The test signal drivers provide testing of the secondary chip using standard integrated circuit test equipment while the secondary chip is contained within the packaged semiconductor device.
REFERENCES:
patent: 4263650 (1981-04-01), Bennett et al.
patent: 5251095 (1993-10-01), Miller et al.
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5479105 (1995-12-01), Kim et al.
patent: 5523697 (1996-06-01), Farnworth et al.
patent: 5619461 (1997-04-01), Roohparvar
patent: 5657284 (1997-08-01), Beffa
patent: 5719438 (1998-02-01), Beilstein et al.
patent: 5751015 (1998-05-01), Corbett et al.
patent: 5801452 (1998-09-01), Farnworth et al.
patent: 5805609 (1998-09-01), Mote, Jr.
patent: 5807762 (1998-09-01), Akram et al.
patent: 5825697 (1998-10-01), Gilliam et al.
patent: 5825782 (1998-10-01), Roohparvar
patent: 5923600 (1999-07-01), Momohara
patent: 5925142 (1999-07-01), Raad et al.
patent: 5936260 (1999-08-01), Corbett et al.
patent: 5959310 (1999-09-01), Akram et al.
patent: 5966388 (1999-10-01), Wright et al.
patent: 6011720 (2000-01-01), Tanaka
patent: 6026039 (2000-02-01), Kim et al.
patent: 6069483 (2000-05-01), Maxwell et al.
patent: 6072326 (2000-06-01), Akram et al.
patent: 6087676 (2000-07-01), Akram et al.
patent: 6100716 (2000-08-01), Adham et al.
patent: 6137167 (2000-10-01), Ahn et al.
patent: 6154860 (2000-11-01), Wright et al.
patent: 6157046 (2000-12-01), Corbett et al.
patent: 6188232 (2001-02-01), Akram et al.
patent: 6194738 (2001-02-01), Debenham et al.
patent: 6208157 (2001-03-01), Akram et al.
patent: 6216241 (2001-04-01), Fenstermaker et al.
patent: 6243839 (2001-06-01), Roohparvar
patent: 6243840 (2001-06-01), Raad et al.
patent: 6274937 (2001-08-01), Ahn et al.
patent: 6286115 (2001-09-01), Stubbs
patent: 6294839 (2001-09-01), Mess et al.
patent: 6298001 (2001-10-01), Lee et al.
patent: 6300782 (2001-10-01), Hembree et al.
patent: 6310484 (2001-10-01), Akram et al.
patent: 6320201 (2001-11-01), Corbett et al.
patent: RE37611 (2002-03-01), Roohparvar
patent: 6365421 (2002-04-01), Debenham et al.
patent: 6366487 (2002-04-01), Yeom
patent: 6392948 (2002-05-01), Lee
patent: 6395565 (2002-05-01), Akram et al.
patent: 6396291 (2002-05-01), Akram et al.
patent: 6407566 (2002-06-01), Brunelle et al.
patent: 6441479 (2002-08-01), Ahn et al.
patent: 6445625 (2002-09-01), Abedifard
patent: 6483760 (2002-11-01), Kang
patent: 6484279 (2002-11-01), Akram
patent: 6502215 (2002-12-01), Raad et al.
patent: 6507885 (2003-01-01), Lakhani et al.
patent: 6732304 (2004-05-01), Ong
Gandhi Dipakkumar
Inapac Technology, Inc.
Lamarre Guy
Sidley Austin LLP
LandOfFree
Chip testing within a multi-chip semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip testing within a multi-chip semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip testing within a multi-chip semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687464