Chip structure and process for forming the same

Details Chip structure and process for forming the same Chip structure and process for forming the same

2004-11-24

2008-12-30

Zarneke, David A (Department: 2891)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257SE23151, C257SE23145, C257SE23142

Reexamination Certificate

active

07470988

ABSTRACT:
A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer. The second built-up layer is provided with a second dielectric body and a second interconnection scheme, wherein the second interconnection scheme interlaces inside the second dielectric body and is electrically connected to the first interconnection scheme. The second interconnection scheme is constructed from at least one second metal layer and at least one via metal filler, wherein the second metal layer is electrically connected to the via metal filler. The thickness, width, and cross-sectional area of the traces of the second metal layer are respectively larger than those of the first metal layers.

REFERENCES:
patent: 3573570 (1971-04-01), Fuller et al.
patent: 4189909 (1980-02-01), Marum
patent: 4303423 (1981-12-01), Camplin et al.
patent: 4423547 (1984-01-01), Farrar et al.
patent: 4618878 (1986-10-01), Aoyama et al.
patent: 4959705 (1990-09-01), Lemnios et al.
patent: 4984061 (1991-01-01), Matsumoto
patent: 5065222 (1991-11-01), Ishii
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5109267 (1992-04-01), Koblinger et al.
patent: 5229221 (1993-07-01), Donado et al.
patent: 5357403 (1994-10-01), Haller et al.
patent: 5384488 (1995-01-01), Golshan et al.
patent: 5427982 (1995-06-01), Jun
patent: 5434751 (1995-07-01), Cole, Jr. et al.
patent: 5476726 (1995-12-01), Harada et al.
patent: 5514892 (1996-05-01), Countryman et al.
patent: 5545909 (1996-08-01), Williams et al.
patent: 5578849 (1996-11-01), Tadaki et al.
patent: 5578860 (1996-11-01), Costa et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5635767 (1997-06-01), Wenzel et al.
patent: 5652182 (1997-07-01), Cleeves
patent: 5663101 (1997-09-01), Cronin
patent: 5726098 (1998-03-01), Tsuboi
patent: 5798568 (1998-08-01), Abercrombie et al.
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5838043 (1998-11-01), Yuan
patent: 5959357 (1999-09-01), Korman
patent: 5960308 (1999-09-01), Akagawa et al.
patent: 5969424 (1999-10-01), Matsuki et al.
patent: 5970376 (1999-10-01), Chen
patent: 5973374 (1999-10-01), Longcor
patent: 6015751 (2000-01-01), Liu
patent: 6018183 (2000-01-01), Hsu
patent: 6037664 (2000-03-01), Zhao et al.
patent: 6071806 (2000-06-01), Wu et al.
patent: 6071809 (2000-06-01), Zhao
patent: 6100184 (2000-08-01), Zhao et al.
patent: 6111317 (2000-08-01), Okada et al.
patent: 6143646 (2000-11-01), Wetzel
patent: 6153511 (2000-11-01), Watatani
patent: 6165899 (2000-12-01), Matumoto
patent: 6214630 (2001-04-01), Hsuan et al.
patent: 6229221 (2001-05-01), Kloen et al.
patent: 6232147 (2001-05-01), Matsuki et al.
patent: 6245662 (2001-06-01), Naik et al.
patent: 6245663 (2001-06-01), Zhao et al.
patent: 6303423 (2001-10-01), Lin
patent: 6303977 (2001-10-01), Schroen et al.
patent: 6383916 (2002-05-01), Lin
patent: 6448641 (2002-09-01), Ker et al.
patent: 6489647 (2002-12-01), Lin
patent: 6489656 (2002-12-01), Lin
patent: 6489689 (2002-12-01), Nojiri
patent: 6495442 (2002-12-01), Lin et al.
patent: 6605873 (2003-08-01), Vigna et al.
patent: 6700162 (2004-03-01), Lin et al.
patent: 6756295 (2004-06-01), Lin et al.
patent: 6798073 (2004-09-01), Lin et al.
patent: 6818540 (2004-11-01), Saran et al.
patent: 2005/0230783 (2005-10-01), Lin
patent: 2006/0038231 (2006-02-01), Lin et al.
patent: 2006/0063371 (2006-03-01), Lin et al.
patent: 2006/0063378 (2006-03-01), Lin et al.

Affiliated with

Also associated with

Rating

Chip structure and process for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip structure and process for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip structure and process for forming the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4038141