Chip package structure with dual heat sinks

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S706000, C257S678000, C257S701000

Reexamination Certificate

active

07002246

ABSTRACT:
A chip package structure includes a substrate having an upper surface and a lower surface, a chip having an active surface and a back surface, a stiffener, a first heat sink and a second heat sink. The active surface of the chip is attached on the upper surface of the substrate via bumps, so that the chip electrically connects to the substrate. The stiffener is disposed on the upper surface of the substrate and around the chip. The first heat sink is disposed on the back surface of the chip and on the stiffener ring. The second heat sink is disposed on the lower surface of the substrate.

REFERENCES:
patent: 5909056 (1999-06-01), Mertol
patent: 2002/0171144 (2002-11-01), Zhang et al.
patent: 2003/0035269 (2003-02-01), Chiu

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Chip package structure with dual heat sinks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip package structure with dual heat sinks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package structure with dual heat sinks will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3626340

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.