Electronic digital logic circuitry – Significant integrated structure – layout – or layout... – Field-effect transistor
Patent
1997-08-13
1999-10-05
Tokar, Michael
Electronic digital logic circuitry
Significant integrated structure, layout, or layout...
Field-effect transistor
326 81, 326 47, H03K 1900
Patent
active
059630574
ABSTRACT:
An integrated circuit includes a core region and an input-output (I/O) region which has an I/O slot and a voltage supply slot. First and second voltage supply buses and a bias voltage bus extend along the I/O region through the I/O slot and the voltage supply slot. A bias voltage generator is fabricated in the voltage supply slot and is electrically coupled between the first and second voltage supply buses. The bias voltage generator has a bias voltage output which is electrically coupled to the bias voltage bus. A buffer is fabricated in the I/O slot for interfacing with the core region. The buffer includes a bias voltage input which is electrically coupled to the bias voltage bus.
REFERENCES:
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5001487 (1991-03-01), Suzuki et al.
patent: 5003204 (1991-03-01), Cushing et al.
patent: 5266849 (1993-11-01), Kitahara et al.
patent: 5300832 (1994-04-01), Rogers
patent: 5321324 (1994-06-01), Hardee et al.
patent: 5338978 (1994-08-01), Larsen et al.
patent: 5406141 (1995-04-01), Yero et al.
patent: 5410267 (1995-04-01), Haycock et al.
patent: 5418476 (1995-05-01), Strauss
patent: 5450025 (1995-09-01), Shay
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5537059 (1996-07-01), Asahina
patent: 5559464 (1996-09-01), Orii et al.
patent: 5736869 (1998-04-01), Wei
Schmitt Jonathan
Torgerson Paul
LSI Logic Corporation
Roseen Richard
Tokar Michael
LandOfFree
Chip level bias for buffers driving voltages greater than transi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip level bias for buffers driving voltages greater than transi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip level bias for buffers driving voltages greater than transi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1175752