Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2008-02-26
2010-11-23
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S023000, C712S222000
Reexamination Certificate
active
07840788
ABSTRACT:
A process which automatically inserts commands that test for and raise exceptions indicating floating point status exceptions into a sequence of instructions to be executed, re-ordering a pipelined instructions by moving a floating point instruction from after a branch instruction to before the branch instruction, and responds to exceptions in execution of the sequence of instructions by returning execution to a point in the sequence of instructions at which correct state is known and then executing each instruction in the sequence singly to completion so that exceptions in pipelined floating point instructions can be automatically-detected and handled precisely.
REFERENCES:
patent: 5778211 (1998-07-01), Hohensee et al.
patent: 5778219 (1998-07-01), Amerson et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5875318 (1999-02-01), Langford
patent: 6021488 (2000-02-01), Eisen et al.
patent: 6151660 (2000-11-01), Aoki
patent: 6151669 (2000-11-01), Huck et al.
patent: 6164841 (2000-12-01), Mattson, Jr. et al.
patent: 6185668 (2001-02-01), Arya
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6223278 (2001-04-01), Morrison
patent: 6295601 (2001-09-01), Steele
patent: 6363336 (2002-03-01), Banning et al.
patent: 6370639 (2002-04-01), Huck et al.
patent: 6415379 (2002-07-01), Keppel et al.
patent: 6704925 (2004-03-01), Bugnion
patent: 6845353 (2005-01-01), Bedichek et al.
patent: 7219335 (2007-05-01), Moas et al.
patent: 01-48605 (2001-07-01), None
Non Final Office Action, Mail Date Jan. 14, 2004; U.S. Appl. No. 09/603,743.
Non Final Office Action, Mail Date Jul. 29, 2003; U.S. Appl. No. 09/603,743.
Notice of Allowance, Mail Date May 26, 2004; U.S. Appl. No. 09/603,743.
Non Final Office Action, Mail Date Jul. 28, 2006; U.S. Appl. No. 10/938,091.
Notice of Allowance, Mail Date Apr. 13, 2007; U.S. Appl. No. 10/938,091.
Notice of Allowance, Mail Date Sep. 14, 2007; U.S. Appl. No. 10/938,091.
Cmelik Robert F.
Dunn David
Rozas Guillermo J.
LandOfFree
Checking for exception by floating point instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Checking for exception by floating point instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Checking for exception by floating point instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4219247