Characterization of self time circuit

Details Characterization of self time circuit Characterization of self time circuit

1996-10-18

1999-02-23

Nelms, David

Static information storage and retrieval

Read/write circuit

Signals

365201, 36523008, 365233, G11C 700

Patent

active

058751351

ABSTRACT:
Method and apparatus for characterization of a self timed circuit in an integrated circuit such as a sense amplifier in a memory. A software controlled testability feature is added to the integrated circuit permitting the sense amplifier to be enabled earlier in time following word line activation. In particular, a replacement timing circuit activated by a falling clock edge causes the sense amplifier enable signal to become clock frequency sensitive. The clock frequency is software controlled and parity checking provides a failure detection mechanism. A plurality of the integrated circuit are tested to provide the characterization.

REFERENCES:
patent: 4926387 (1990-05-01), Madland
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5442799 (1995-08-01), Murakami et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5471430 (1995-11-01), Sawada et al.
patent: 5559745 (1996-09-01), Banik et al.
patent: 5633828 (1997-05-01), McClure et al.
patent: 5729160 (1998-03-01), Allan
patent: 5729503 (1998-03-01), Manning

Affiliated with

Also associated with

Rating

Characterization of self time circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Characterization of self time circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Characterization of self time circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-312776