Cell structure of dual port SRAM

Details Cell structure of dual port SRAM Cell structure of dual port SRAM

2007-04-17

2010-06-15

Nguyen, Dang T (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S063000, C365S230050, C257S903000, C257SE21661, C257SE27098, C257SE27099

Reexamination Certificate

active

07738282

ABSTRACT:
An integrated circuit and methods for laying out the integrated circuit are provided. The integrated circuit includes a first and a second transistor. The first transistor includes a first active region comprising a first source and a first drain; and a first gate electrode over the first active region. The second transistor includes a second active region comprising a second source and a second drain; and a second gate electrode over the second active region and connected to the first gate electrode, wherein the first source and the second source are electrically connected, and the first drain and the second drain are electrically connected.

REFERENCES:
patent: 6535453 (2003-03-01), Nii et al.
patent: 6693820 (2004-02-01), Nii et al.
patent: 6812574 (2004-11-01), Tomita et al.
patent: 6909135 (2005-06-01), Nii et al.
patent: 6977837 (2005-12-01), Watanabe et al.
patent: 7236396 (2007-06-01), Houston et al.
Nii, K., et al., “A 90nm Dual-Port SRAM with 2.04μm28T-Thin Cell Using Dynamically-Controlled Column Bias Scheme,” ISSCC 2004/Session 27/SRAM/27.9, 2004 IEEE International Solid-State Circuits Conference, 10 pp., IEEE.

Affiliated with

Also associated with

Rating

Cell structure of dual port SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cell structure of dual port SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell structure of dual port SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4220529