CDR control architecture for robust low-latency exit from...

Details CDR control architecture for robust low-latency exit from... CDR control architecture for robust low-latency exit from...

2011-04-12

2011-04-12

Tran, Vincent T (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S501000, C375S355000, C375S359000

Reexamination Certificate

active

07925913

ABSTRACT:
Clock data recovery (CDR) circuitry of a high-speed serial interface on a programmable integrated circuit device toggles, during the electrical idle period of the receiver of the interface, between its “lock-to-reference” (“LTR”) state and its normal “lock-to-data” (“LTD”) state. Whenever during this toggling mode the CDR circuitry toggles to the LTD state, it remains in that state for a predetermined interval and then returns to the LTR state, unless, while it is in the LTD state, it receives a signal from elsewhere in the receiver that data have been received and byte synchronization has occurred. The predetermined toggling interval preferably is long enough to obtain an LTR lock to minimize frequency drift, but short enough to avoid unnecessary delay in detection of the synchronization signal. Preferably, this interval is programmable by the user within limits determined by the characterization of the programmable device. Unreliable analog signal detection is thereby avoided.

REFERENCES:
patent: 7089444 (2006-08-01), Asaduzzaman et al.
patent: 7292070 (2007-11-01), Park et al.
patent: 7352835 (2008-04-01), Asaduzzaman et al.
patent: 2005/0281366 (2005-12-01), Shachar et al.
patent: 2006/0198482 (2006-09-01), Meltzer et al.
patent: 2006/0224339 (2006-10-01), Kim et al.
patent: 2007/0121772 (2007-05-01), Wada
patent: 2008/0123792 (2008-05-01), Prete et al.
patent: 2008/0137790 (2008-06-01), Cranford et al.

Affiliated with

Also associated with

Rating

CDR control architecture for robust low-latency exit from... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CDR control architecture for robust low-latency exit from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CDR control architecture for robust low-latency exit from... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2700175