Castellation wafer level packaging of integrated circuit chips

Details Castellation wafer level packaging of integrated circuit chips Castellation wafer level packaging of integrated circuit chips

2007-03-20

2007-03-20

Potter, Roy (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

With contact or lead

C257S730000

Reexamination Certificate

active

11222365

ABSTRACT:
Systems and methods for packaging integrated circuit chips in castellation wafer level packaging are provided. The active circuit areas of the chips are coupled to castellation blocks and, depending on the embodiment, input/output pads. The castellation blocks and input/output pads are encapsulated and held in place by an encapsulant. When the devices are being fabricated, the castellation blocks and input/output pads are sawed through. If necessary, the wafer portion on which the devices are fabricated may be thinned. The packages may be used as a leadless chip carrier package or may be stacked on top of one another. When stacked, the respective contacts of the packages are preferably coupled. Data may be written to, and received from, packaged chips when a chip is activated. Chips may be activated by applying the appropriate signal or signals to the appropriate contact or contacts.

REFERENCES:
patent: 5356838 (1994-10-01), Kim
patent: 5643830 (1997-07-01), Rostoker et al.
patent: 5834162 (1998-11-01), Malba
patent: 6117765 (2000-09-01), Kim et al.
patent: 6177296 (2001-01-01), Vindasius et al.
patent: 6391685 (2002-05-01), Hikita et al.
patent: 6855572 (2005-02-01), Jeung et al.
patent: 6949407 (2005-09-01), Jeung et al.
patent: 7012326 (2006-03-01), Wu et al.
patent: 2002/0096760 (2002-07-01), Simelgor et al.
Said F. Al-sarawi and Derek Abbott,3D VLSI Packaging Technology, The Univ. of Adelaideat, http://www.elecengadelaide.edu.au/Personal/alsarawi/Packaging
ode17.html (Oct. 1997).

Affiliated with

Also associated with

Rating

Castellation wafer level packaging of integrated circuit chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Castellation wafer level packaging of integrated circuit chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Castellation wafer level packaging of integrated circuit chips will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3730901