Carburized silicon gate insulators for integrated circuits

Details Carburized silicon gate insulators for integrated circuits Carburized silicon gate insulators for integrated circuits

2000-08-30

2004-05-04

Elms, Richard (Department: 2824)

Static information storage and retrieval

Systems using particular element

Capacitors

C365S185260, C257S077000

Reexamination Certificate

active

06731531

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to semiconductor field effect transistors, and in particular to insulators for gates of field effect transistors.
BACKGROUND OF THE INVENTION
Field-effect transistors (FETs) are typically produced using a standard complementary metal-oxide-semiconductor (CMOS) integrated circuit fabrication process. As is well known in the art, such a process allows a high degree of integration such that a high circuit density can be obtained with the use of relatively few well-established masking and processing steps. A standard CMOS process is typically used to fabricate FETs that each have a gate electrode that is composed of n-type conductively doped polycrystalline silicon (polysilicon) material or other conductive materials.
Field effect transistors (FETs) are used in many different types of memory devices, including EPROM, EEPROM, EAPROM, DRAM and flash memory devices. They are used as both access transistors, and as memory elements in flash memory devices. In these applications, the gate is electrically isolated from other conductive areas of the transistor by an oxide layer. A drawback with FETs having grown oxide insulators is manifested in the use of Fowler-Nordheim tunneling to implement nonvolatile storage devices, such as in electrically erasable and programmable read only memories (EEPROMs). EEPROM memory cells typically use CMOS floating gate FETs. A floating gate FET typically includes a floating (electrically isolated) gate that controls conduction between source and drain regions of the FET. In such memory cells, data is represented by charge stored on the floating gates. Fowler-Nordheim tunneling is one method that is used to store charge on the floating gates during a write operation and to remove charge from the polysilicon floating gate during an erase operation. The high tunneling voltage of grown oxides used to provide such isolation increases the time needed to store charge on the floating gates during the write operation and the time needed to remove charge from the polysilicon floating gate during the erase operation. This is particularly problematic for “flash” EEPROMs, which have an architecture that allows the simultaneous erasure of many floating gate transistor memory cells. Since more charge must be removed from the many floating gates in a flash EEPROM, even longer erasure times are needed to accomplish this simultaneous erasure. There is a need in the art to obtain floating gate transistors allowing faster storage and erasure, such as for use in flash EEPROMs.
Many gate insulators have been tried, such as grown oxides, CVD (chemical vapor deposition) oxides, and deposited layers of silicon nitride, aluminum oxide, tantalum oxide, and titanium oxide with or without grown oxides underneath. The only commonly used gate insulator at the present time is thermally grown silicon oxide. If other insulators are deposited directly on the silicon, high surface state densities result. Composite layers of different insulators are first grown and then deposited, such as oxide-CVD oxide or oxide-CVD nitride combinations. If composite insulators are used, charging at the interface between the insulators results due to trap states at this interface, a bandgap discontinuity, and/or differences in conductivity of the films.
There is a need for a gate insulator which provides a low tunneling barrier. There is a further need to reduce the tunneling time to speed up storage and retrieval of data in memory devices. There is yet a further need for a gate insulator with less charging at the interface between composite insulator layers. A further need exists to form gate insulators with low surface state densities.
SUMMARY OF THE INVENTION
Silicon carbide films are grown by carburization of silicon to form insulative films. In one embodiment, the film is used to provide a gate insulator for a field effect transistor. The film is grown in a microwave-plasma-enhanced chemical vapor deposition (MPECVD) system. A silicon substrate is first etched in dilute HF solution and rinsed. The substrate is then placed in a reactor chamber of the MPECVD system in hydrogen along with a carbon containing gas. The substrate is then inserted into a microwave generated plasma for a desired time to grow the film. The microwave power varies depending on substrate size.
The resulting SiC film is preferably amorphous and has low surface state densities. It provides a gate insulator having a much lower tunneling barrier as compared to grown oxides which are widely used today. The lower tunneling barrier results in reduced tunneling times and allows reduction of power supply voltages. Further, charging at interfaces between composite insulators is reduced.
Methane, and other carbon containing gases having from about one to ten carbon atoms per molecule may be used. The temperature of the system may vary between approximately 915 degrees C. to 1250 degrees C., with films growing faster at higher temperatures. Thicknesses of the resulting film range from 2 nm in a time period as short as 3 minutes, to as thick as 4500 Angstrom in one hour. The thicker films require longer time and higher temperature since the formation of SiC is a diffusion limited process.
The growth of the film may be continued following formation of an initial film via the above process by using a standard CVD deposition of amorphous SiC to form a composite insulator. The film may be used to form gate insulators for flash type memories as well as gate insulators for CMOS and MOS transistors used in semiconductors such as DRAMs. Further, since SiC has a fairly high dielectric constant, it may be formed as dielectric layers in capacitors in the same manner. It can also be used to form gate insulators for photo sensitive FETs for imaging arrays.


REFERENCES:
patent: 3792465 (1974-02-01), Collins et al.
patent: 4113515 (1978-09-01), Kooi et al.
patent: 4460670 (1984-07-01), Ogawa et al.
patent: 4462150 (1984-07-01), Nishimura et al.
patent: 4473836 (1984-09-01), Chamberlain
patent: 4507673 (1985-03-01), Aoyama et al.
patent: 4657699 (1987-04-01), Nair
patent: 4738729 (1988-04-01), Yoshida et al.
patent: 4768072 (1988-08-01), Seki et al.
patent: 4769686 (1988-09-01), Horiuchi et al.
patent: 4841349 (1989-06-01), Nakano
patent: 4849797 (1989-07-01), Ukai et al.
patent: 4893273 (1990-01-01), Usami
patent: 4980303 (1990-12-01), Yamauchi
patent: 5049950 (1991-09-01), Fujii et al.
patent: 5111430 (1992-05-01), Morie
patent: 5145741 (1992-09-01), Quick
patent: 5189504 (1993-02-01), Nakayama et al.
patent: 5235195 (1993-08-01), Tran et al.
patent: 5260593 (1993-11-01), Lee
patent: 5293560 (1994-03-01), Harari
patent: 5298796 (1994-03-01), Tawel
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5369040 (1994-11-01), Halvis et al.
patent: 5371383 (1994-12-01), Miyata et al.
patent: 5393999 (1995-02-01), Malhi
patent: 5407845 (1995-04-01), Nasu et al.
patent: 5415126 (1995-05-01), Loboda et al.
patent: 5449941 (1995-09-01), Yamazaki et al.
patent: 5455432 (1995-10-01), Hartsell et al.
patent: 5465249 (1995-11-01), Cooper et al.
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5508543 (1996-04-01), Hartstein et al.
patent: 5530581 (1996-06-01), Cogan
patent: 5557114 (1996-09-01), Leas et al.
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5562769 (1996-10-01), Dreifus et al.
patent: 5580380 (1996-12-01), Liu et al.
patent: 5604357 (1997-02-01), Hori
patent: 5623442 (1997-04-01), Gotou et al.
patent: 5629222 (1997-05-01), Yamazaki et al.
patent: 5654208 (1997-08-01), Harris et al.
patent: 5661312 (1997-08-01), Weitzel et al.
patent: 5670790 (1997-09-01), Katoh et al.
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 5719410 (1998-02-01), Suehiro et al.
patent: 5734181 (1998-03-01), Ohba et al.
patent: 5740104 (1998-04-01), Forbes
patent: 5754477 (1998-05-01), Forbes
patent: 5786250 (1998-07-01), Wu et al.
patent: 5789276 (1998-08-01), Leas et al.
patent: 5798548 (1998-08-01), Fujiwara
patent: 5801401 (1998-09-01), Forbes
patent: 5808336 (1998-09-01), Miyawaki
patent: 5846859 (1998-12

Affiliated with

Also associated with

Rating

Carburized silicon gate insulators for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Carburized silicon gate insulators for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carburized silicon gate insulators for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3205092