Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Physical stress responsive
Reexamination Certificate
2005-10-18
2005-10-18
Gurley, Lynne A. (Department: 2812)
Semiconductor device manufacturing: process
Making device or circuit responsive to nonelectrical signal
Physical stress responsive
C438S209000, C257S296000
Reexamination Certificate
active
06955937
ABSTRACT:
A carbon nanotube memory cell for an integrated circuit wherein a chamber is constructed in a layer of a dielectric material such as silicon nitride down to a first electrical contact. This chamber is filled with polysilicon. A layer of a carbon nanotube mat or ribbon is formed over the silicon nitride layer and the chamber. A dielectric material, such as an oxide layer, is formed over the nanotube strips and patterned to form an upper chamber down to the ribbon layer to permit the ribbon to move into the upper chamber or into the lower chamber. The upper chamber is then filled with polysilicon. A silicon nitride layer is formed over the oxide layer and a contact opening is formed down to the ribbon and filled with tungsten that is then patterned to form metal lines. Any exposed silicon nitride is removed. A polysilicon layer is formed over the tungsten lines and anisotropically etched to remove polysilicon on the horizontal surfaces but leave polysilicon sidewall spacers. A silicon oxide layer is deposited over the structure and also anisotropically etched forming silicon oxide sidewall spacers on the polysilicon sidewall spacers. The polysilicon is wet etched with an etchant selective to adjacent materials to remove the polysilicon sidewalls spacers and all of the polysilicon in the chambers. Silicon oxide is formed over the structure and into the upper portion of the openings to seal the now empty chambers. A passivation layer may then be formed.
REFERENCES:
patent: 3448302 (1969-06-01), Shanefield
patent: 4845533 (1989-07-01), Pryor et al.
patent: 4853893 (1989-08-01), Eaton, Jr. et al.
patent: 4876667 (1989-10-01), Ross et al.
patent: 4888630 (1989-12-01), Paterson
patent: 5198994 (1993-03-01), Natori
patent: 6044008 (2000-03-01), Choi
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6159620 (2000-12-01), Heath et al.
patent: 6198655 (2001-03-01), Heath et al.
patent: 6643165 (2003-11-01), Segal et al.
patent: 6858891 (2005-02-01), Farnworth et al.
patent: 2003/0168683 (2003-09-01), Farnworth et al.
patent: 2003/0170930 (2003-09-01), Choi et al.
patent: 2004/0027889 (2004-02-01), Occhipinti et al.
patent: 2004/0031975 (2004-02-01), Kern et al.
patent: 2004/0214366 (2004-10-01), Segal et al.
patent: WO 01/03208 (2001-01-01), None
Rueckes, Thomas, et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing”,Science, vol. 289, Jul. 7, 2000, pp. 94-97.
Burke Peter A.
Lu Hong-Qiang
Sun Sey-Shing
Gurley Lynne A.
LSI Logic Corporation
Stevenson Andre′
Taylor John P.
LandOfFree
Carbon nanotube memory cell for integrated circuit structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Carbon nanotube memory cell for integrated circuit structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carbon nanotube memory cell for integrated circuit structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455444