Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2007-03-27
2007-03-27
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S754000, C438S756000, C438S757000
Reexamination Certificate
active
10319734
ABSTRACT:
Numerous embodiments of a method and apparatus for a capping layer are disclosed. In one embodiment, a method of forming a capping layer for a semiconductor device comprises forming one or more layers on at least a portion of the top surface of a semiconductor device, substantially planarizing at least one of the one or more layers, annealing at least a portion of the semiconductor device, and removing a substantial portion of the one or more layers, using one or more etching processes.
REFERENCES:
patent: 5268330 (1993-12-01), Givens et al.
patent: 6156654 (2000-12-01), Ho et al.
patent: 6368915 (2002-04-01), Montree et al.
patent: 6495437 (2002-12-01), Yu
patent: 6524920 (2003-02-01), Yu
patent: 6577011 (2003-06-01), Buchwalter et al.
patent: 6624489 (2003-09-01), Chong et al.
patent: 2003/0151098 (2003-08-01), Nishida et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Norton Nadine G.
Tran Binh X.
LandOfFree
Capping layer for a semiconductor device and a method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capping layer for a semiconductor device and a method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capping layer for a semiconductor device and a method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3742047