Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2007-02-13
2007-02-13
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S083000
Reexamination Certificate
active
10931379
ABSTRACT:
A level restore circuit includes differential sides and a capacitive network having capacitors cross-coupled between the differential sides to provide a capacitively-coupled positive feedback between the differential sides. The level restore circuit further includes a reset network for resetting input and output nodes of one differential side to a first reset voltage and for resetting input and output nodes of the other differential side to a second reset voltage independent from the first reset voltage. The capacitive network reduces the effect of transistor mismatches and offsets in the level restore circuit. The level restore circuit is useful to generate output signals with a full logic levels based on input signals with a relatively low signal swing.
REFERENCES:
patent: 4985643 (1991-01-01), Proebsting
patent: 5237533 (1993-08-01), Papaliolios
patent: 5828611 (1998-10-01), Kaneko et al.
patent: 5995163 (1999-11-01), Fossum
patent: 6150851 (2000-11-01), Ohmi et al.
patent: 6166367 (2000-12-01), Cho
patent: 6198677 (2001-03-01), Hsu et al.
patent: 6222788 (2001-04-01), Forbes et al.
patent: 6246622 (2001-06-01), Sugibayashi
patent: 6285613 (2001-09-01), Koya
patent: 6341088 (2002-01-01), Sakamoto et al.
patent: 6380765 (2002-04-01), Forbes et al.
patent: 6437389 (2002-08-01), Forbes et al.
patent: 6437604 (2002-08-01), Forbes
patent: 6437608 (2002-08-01), Miyabe et al.
patent: 6462582 (2002-10-01), Forbes
patent: 6529237 (2003-03-01), Tsay et al.
patent: 6646474 (2003-11-01), Forbes
patent: 6696852 (2004-02-01), Brunolli
patent: 6744082 (2004-06-01), Forbes et al.
patent: 6803794 (2004-10-01), Martin et al.
patent: 6822919 (2004-11-01), Sahoo
patent: 6842377 (2005-01-01), Takano et al.
patent: 6861634 (2005-03-01), Rossi
patent: 6885396 (2005-04-01), Panicacci et al.
patent: 6912167 (2005-06-01), Tam
patent: 6937052 (2005-08-01), Tam
patent: 2006/0044903 (2006-03-01), Forbes
Bernstein, Kerry , “High-Speed Design Styles Leverage IBM Technology Prowess”,Micro News (IBM MIcroelectronics), Vol. 3, No. 4,(Aug. 1999).
Cheng, K. , et al., “A 1.2V CMOS Multiplier Using Low-Power Current-Sensing Complementary Pass-Transistor Logic”,Proc. Third Int. Conf. on Electrics, Circuits and Systems,(1996), pp. 1037-1040, no month.
Deleganes, Daniel J., et al., “Low-Voltage-Swing Logic Circuits for a 7GHz×86 Integer Core”,2004 IEEE International Solid-State Circuits Conference,(2004), 10 pages, no month.
Fuse, Tsuneaki , et al., “A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias Controlled SOI Pass-Gate Logic”,1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers,286-287 (Feb. 1997).
Glasser, Lance A., et al.,The Design and Analysis of VLSI Circuits,Addison-Wesley Publishing Company, (1985), 16-21, no month.
Kayed, Somia I., et al., “CMOS Differential Pass-Transistor Logic (CMOS DPTL) Predischarge Buffer Design”,Proceedings of the Thirteenth National Radio Science Conference,Cairo, Egypt, 527-235 (Mar. 1996).
Oklobdzija, V. G., “Differential and pass-transistor CMOS logic for high performance systems”,Microelectronics Journal,29, (1998), 679-688, no month.
Rabaey, Jan M.,Digital Integrated Circuits: A Design Perspective, Section 4.2.3,Prentice Hall, Upper Saddle River, NJ, (1996), 210-222, no month.
Thompson, S. , et al., “A 90 nm technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 um2 SRAM cell”, International Electron Devices Meeting, 2002.IEDM '02. Digest.,(Dec. 2002), 61-64.
Tretz, C. , et al., “Performance Comparison of Differential Static CMOS Circuit Topologies in SOI Technology”,Proceedings 1998 IEEE International SOI Conference,123-124 (Oct. 1998).
Yamashita, S. , et al., “Pass-Transistor/CMOS Collaborated Logic: The Best of Both Worlds”,1997 Symposium on VLSI Circuits Digest of Technical Papers,(1997), 31-32, no month.
Yano, K. , et al., “Top-Down Pass-Transistor Logic Design”,IEEE Journal of Solid-State Circuits,31(6), 792-803, (Jun. 1996).
Zimmermann, Reto , “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic”,IEEE Journal of Solid-State Circuits,32(7), (Jul. 1997), 1079-1090.
Cho James H.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Capacitively-coupled level restore circuits for low voltage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitively-coupled level restore circuits for low voltage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitively-coupled level restore circuits for low voltage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872836