Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-01-30
2007-01-30
Fourson, George R. (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S239000, C438S254000, C438S396000, C438S397000
Reexamination Certificate
active
10838674
ABSTRACT:
In accordance with the objectives of the invention a new method and structure is provided for the creation of a capacitor. A contact pad and a lower capacitor plate have been provided over a substrate. Under the first embodiment of the invention, a layer of etch stop material, serving as the capacitor dielectric is deposited after which a triple layer of passivation is created over a substrate. The compound passivation layer is first etched, using a fuse mask, to define and expose the capacitor dielectric and a fuse area after which the passivation layer is second etched to define and expose the contact pad. A layer of AlCu is then deposited, patterned and etched to create a capacitor upper plate and a contact interconnect over the contact pad. Under a second embodiment of the invention, a triple layer of passivation is created over a layer of etch stop material deposited over a substrate, a contact pad and a lower capacitor plate have been provided over the substrate. The compound passivation layer is first etched to expose the lower capacitor plate. A layer of capacitor dielectric is deposited after which the passivation layer is second etched to expose the contact pad. A layer of AlCu is then deposited, patterned and etched to create an AlCu interconnect over the contact pad and a upper capacitor plate.
REFERENCES:
patent: 5789303 (1998-08-01), Leung et al.
patent: 5812364 (1998-09-01), Oku et al.
patent: 5898200 (1999-04-01), Sugiyama et al.
patent: 5918135 (1999-06-01), Lee et al.
patent: 6143601 (2000-11-01), Sun
patent: 6259128 (2001-07-01), Adler et al.
patent: 6329234 (2001-12-01), Ma et al.
patent: 6384442 (2002-05-01), Chen
patent: 2002/0192919 (2002-12-01), Bothra
patent: 2005/0212021 (2005-09-01), Tu et al.
Chiu James
Lin Chuan Chang
Fourson George R.
Garcia Joannie Adelle
Tawian Semiconductor Manufacturing Company, Ltd.
LandOfFree
Capacitance process by using passivation film scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitance process by using passivation film scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitance process by using passivation film scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3767085